

2012 17th Asia and South Pacific Design Automation Conference

(ASP-DAC 2012)

**Sydney, Australia
30 January – 2 February 2012**



**IEEE Catalog Number: CFP12ASP-PRT
ISBN: 978-1-4673-0770-3**

TABLE OF CONTENTS

Engineering Complex Systems For Health, Security And The Environment	1
<i>G. Micheli</i>	
Robust and Resilient Designs from the Bottom-Up: Technology, CAD, Circuit, and System Issues	7
<i>V. Reddi, D. Pan, S. Nassif, K. Bowman</i>	
JOP-Plus - A Processor for Efficient Execution of Java Programs Extended with GALS Concurrency	17
<i>M. Nadeem, M. Biglari-Abhari, Z. Salcic</i>	
An Application Classification Guided Cache Tuning Heuristic for Multi-core Architectures	23
<i>M. Rawlins, A. Gordon-Ross</i>	
Security Enhanced Linux on Embedded Systems: A Hardware-accelerated Implementation	29
<i>L. Fiorin, A. Ferrante, K. Padarnitsas, F. Regazzoni</i>	
PRR: A Low-Overhead Cache Replacement Algorithm for Embedded Processors	35
<i>W. Tseng, C. Xue, Q. Zhuge, J. Hu, E. Sha</i>	
Incremental Power Network Analysis Using Backward Random Walks	41
<i>B. Boghrati, S. Sapatnekar</i>	
Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs	47
<i>Z. Li, Y. Ma, Q. Zhou, Y. Cai, Y. Wang, T. Huang, Y. Xie</i>	
The Feasibility of Carbon Nanotubes for Power Delivery in 3-D Integrated Circuits	53
<i>N. Khan, S. Hassoun</i>	
An Efficient Hamiltonian-Cycle Power-Switch Routing for MTCMOS Designs	59
<i>Y. Wang, S. Chen, M. Chao</i>	
An ILP-based Obstacle-Avoiding Routing Algorithm for Pin-Constrained EWOD Chips	66
<i>J. Chang, T. Huang, T. Ho</i>	
A Look Up Table Design with 3D Bipolar RRAMs	72
<i>Y. Chen, W. Zhang, H. Li</i>	
Low Power Memristor-Based ReRAM Design with Error Correcting Code	78
<i>D. Niu, Y. Xiao, Y. Xie</i>	
Synthesis of Reversible Circuits with Minimal Lines for Large Functions	84
<i>M. Soeken, R. Wille, C. Hilken, N. Przigoda, R. Drechsler</i>	
Accelerated Processing and the Fusion System Architecture	92
<i>M. O'Connor</i>	
Platform Characterization for Domain-Specific Computing	93
<i>A. Bui, K. Cheng, J. Cong, A. Vese, Y. Wang, B. Yuan, Y. Zou</i>	
GreenDroid: An Architecture for the Dark Silicon Age	99
<i>N. Goulding-Hotta, J. Sampson, Q. Zheng, V. Bhatt, J. Auricchio, S. Swanson, M. Taylor</i>	
Accelerator-Rich Architectures: Implications, Opportunities and Challenges	105
<i>R. Iyer</i>	
A Reconfigurable Platform for the Design and Verification of Domain-Specific Accelerators	107
<i>S. Park, Y. Cho, K. Irick, V. Narayanan</i>	
Learning-Based Power Management for Multi-Core Processors via Idle Period Manipulation	113
<i>R. Ye, Q. Xu</i>	
Memory Access Aware Power Gating for MPSoCs	119
<i>Y. Lin, C. Yang, J. Huang, N. Chang</i>	
Buffer Minimization in Pipelined SDF Scheduling on Multi-Core Platforms	125
<i>Y. Chen, H. Zhou</i>	
A Hierarchical C2RTL Framework for FIFO-Connected Stream Applications	131
<i>S. Li, Y. Liu, D. Zhang, X. He, P. Zhang, H. Yang</i>	
Escape Routing of Differential Pairs Considering Length Matching	137
<i>T. Li, W. Chen, X. Cai, T. Chen</i>	
An Any-Angle Routing Method using Quasi-Newton Method	143
<i>Y. Kohira, A. Takahashi</i>	
Linear Optimal One-Sided Single-Detour Algorithm for Untangling Twisted Bus	149
<i>T. Lin, S. Dong, S. Chen, S. Goto</i>	
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits	155
<i>H. Yao, Y. Cai, Q. Gao</i>	
An Intelligent Analysis of Iddq Data for Chip Classification in Very Deep-Submicron (VDSM) CMOS Technology	161
<i>C. Chang, H. Chan, C. Wen, J. Bhadra</i>	

CODA: A Concurrent Online Delay Measurement Architecture for Critical Paths	167
<i>Y. Zhang, H. Yu, Q. Xu</i>	
Low-cost Control Flow Error Protection by Exploiting Available Redundancies in the Pipeline	173
<i>M. Rouf, S. Kim</i>	
Detection and Diagnosis of Faulty Quantum Circuits	179
<i>A. Paler, I. Polian, J. Hayes</i>	
Approximate Time Functional Simulation of Resource-Aware Programming Concepts for Heterogeneous MPSoCs	185
<i>S. Roloff, F. Hannig, J. Teich</i>	
Invasive Manycore Architectures	191
<i>J. Henkel, A. Herkersdorf, L. Bauer, T. Wild, M. Hubner, R. Pujari, A. Grudnitsky, J. Heisswolf, A. Zaib, B. Vogel, V. Lari, S. Kobbe</i>	
Hardware Prototyping of Novel Invasive Multicore Architectures	199
<i>J. Becker, S. Friederich, J. Heisswolf, R. Koenig</i>	
Invasive Computing for Robotic Vision	205
<i>J. Paul, W. Stechele, M. Krohnert, T. Asfour, R. Dillmann</i>	
Abstract System-Level Models for Early Performance and Power Exploration	211
<i>A. Gerstlauer, S. Chakravarty, M. Kathuria, P. Razaghi</i>	
Virtual Prototyping of Cyber-Physical Systems	217
<i>W. Mueller, M. Becker, A. Elfeky, A. DiPasquale</i>	
Parallel Discrete Event Simulation of Transaction Level Models	225
<i>R. Domer, W. Chen, X. Han</i>	
Post-Silicon Patching for Verification/Debugging with High-level Models and Programmable Logic	230
<i>M. Fujita, H. Yoshida</i>	
Performance-Driven Register Write Inhibition in High-Level Synthesis under Strict Maximum-Permissible Clock Latency Range	236
<i>K. Inoue, M. Kaneko</i>	
Clock Period Minimization with Minimum Area Overhead in High-Level Synthesis of Nonzero Clock Skew Circuits	242
<i>W. Tu, S. Huang, C. Cheng</i>	
Clock-Constrained Simultaneous Allocation and Binding for Multiplexer Optimization in High-Level Synthesis	248
<i>Y. Hara-Azumi, H. Tomiyama</i>	
An Integrated and Automated Memory Optimization Flow for FPGA Behavioral Synthesis	254
<i>Y. Wang, P. Zhang, X. Cheng, J. Cong</i>	
EPIC: Efficient Prediction of IC Manufacturing Hotspots With a Unified Meta-Classification Formulation	260
<i>D. Ding, B. Yu, J. Ghosh, D. Pan</i>	
GNOMO: Greater-than-NOMinal V_{dd} Operation for BTI Mitigation	268
<i>S. Gupta, S. Sapatnekar</i>	
Tier-Adaptive-Voltage-Scaling (TAVS): A Methodology for Post-Silicon Tuning of 3D ICs	274
<i>K. Chae, S. Mukhopadhyay</i>	
Body Bias Clustering for Low Test-Cost Post-Silicon Tuning	280
<i>S. Kimura, M. Hashimoto, T. Onoye</i>	
Bug Localization Techniques for Effective Post-Silicon Validation	287
<i>S. Mitra, D. Lin, N. Hakim, D. Gardner</i>	
Improving Validation Coverage Metrics to Account for Limited Observability	288
<i>P. Lisherness, K. Cheng</i>	
Automated Data Analysis Techniques for a Modern Silicon Debug Environment	294
<i>Y. Yang, A. Veneris, N. Nicolici, M. Fujita</i>	
Optimizing Test-Generation to the Execution Platform	300
<i>A. Nahir, A. Ziv, S. Panda</i>	
When To Forget: A System-Level Perspective On STT-RAMs	306
<i>K. Swaminathan, R. Pisolkar, C. Xu, V. Narayanan</i>	
Write-Activity-Aware Page Table Management for PCM-based Embedded Systems	312
<i>T. Wang, D. Liu, Z. Shao, C. Yang</i>	
Probabilistic Design in Spintronic Memory and Logic Circuit	318
<i>Y. Chen, Y. Zhang, P. Wang</i>	
Endurance-Aware Circuit Designs of Nonvolatile Logic and Nonvolatile SRAM Using Resistive Memory (Memristor) Device	324
<i>M. Chang, C. Chuang, M. Chen, L. Chen, H. Yamauchi, P. Chiu, S. Sheu</i>	

Block-level 3D IC Design with Through-Silicon-Via Planning	330
<i>D. Kim, R. Topaloglu, S. Lim</i>	
Micro-Bump Assignment for 3D ICs using Order Relation	336
<i>T. Kuan, Y. Chang, T. Chen</i>	
Through-Silicon-Via-Induced Obstacle-Aware Clock Tree Synthesis for 3D ICs	342
<i>X. Zhao, S. Lim</i>	
Parallel Implementation of R-trees on the GPU	348
<i>L. Luo, M. Wong, L. Leong</i>	
An Adaptive LU Factorization Algorithm for Parallel Circuit Simulation	354
<i>X. Chen, Y. Wang, H. Yang</i>	
Predictor-Corrector Latency Insertion Method for Fast Transient Analysis of Ill-Constructed Circuits	360
<i>H. Kurobe, T. Sekine, H. Asai</i>	
Crosstalk-Aware Statistical Interconnect Delay Calculation	366
<i>Q. Tang, A. Zjajo, M. Berkelaar, N. Meijs</i>	
Fast Floating Random Walk Algorithm for Multi-Dielectric Capacitance Extraction with Numerical Characterization of Green's Functions	372
<i>H. Zhuang, W. Yu, G. Hu, Z. Liu, Z. Ye</i>	
Challenges and Opportunities of Internet of Things	378
<i>Y. Chen</i>	
Application Specific Sensor Node Architecture Optimization --- Experiences from Field Deployments	384
<i>W. Liu, X. Fei, T. Tang, P. Wang, H. Luo, B. Deng, H. Yang</i>	
System-Wide Profiling and Optimization with Virtual Machines	390
<i>S. Hung, T. Kuo, C. Shih, C. Tu</i>	
Power Optimization of Wireless Video Sensor Nodes in M2M Networks	396
<i>S. Chien, T. Cheng, C. Chiu, P. Tsung, C. Lee, V. Somayazulu, Y. Chen</i>	
A Multi-Vdd Dynamic Variable-Pipeline On-Chip Router for CMPs	401
<i>H. Matsutani, Y. Hirata, M. Koibuchi, K. Usami, H. Nakamura, H. Amano</i>	
ARB-NET: A Novel Adaptive Monitoring Platform for Stacked Mesh 3D NoC Architectures	407
<i>A. Rahmani, K. Latif, K. Vaddina, P. Liljeberg, J. Plosila, H. Tenhunen</i>	
Memory-Aware Mapping and Scheduling of Tasks and Communications on Many-Core SoC	413
<i>J. Lee, K. Choi</i>	
A Fast Thermal Aware Placement with Accurate Thermal Analysis Based on Green Function	419
<i>S. Aroonsantidecha, S. Liu, C. Chin, H. Chen</i>	
Crosstalk-Aware Power Optimization with Multi-Bit Flip-Flops	425
<i>C. Hsu, Y. Chang, M. Lin</i>	
Topology-Aware Buffer Insertion and GPU-Based Massively Parallel Rerouting for ECO Timing Optimization	431
<i>Y. Lin, Y. Lo, H. Tong, W. Liu, Y. Li</i>	
Voltage Island-Driven Floorplanning Considering Level Shifter Placement	437
<i>J. Lin, W. Cheng, C. Lee, R. Hsu</i>	
Relaxed Synchronization Technique for Speeding-up the Parallel Simulation of Multiprocessor Systems	443
<i>D. Yun, S. Kim, S. Ha</i>	
Parallel Simulation of Mixed-abstraction SystemC Models on GPUs and Multicore CPUs	449
<i>R. Sinha, A. Prakash, H. Patel</i>	
An Optimizing Compiler for Out-of-Order Parallel ESL Simulation Exploiting Instance Isolation	455
<i>W. Chen, R. Damer</i>	
A 60-GHz 16QAM 11Gbps Direct-Conversion Transceiver in 65nm CMOS	461
<i>R. Minami, H. Asada, A. Musa, T. Sato, N. Li, T. Yamaguchi, Y. Takeuchi, W. Chiavipas, K. Okada, A. Matsuzawa</i>	
A 120-mV Input, Fully Integrated Dual-Mode Charge Pump in 65-nm CMOS for Thermoelectric Energy Harvester	463
<i>P. Chen, K. Ishida, X. Zhang, Y. Okuma, Y. Ryu, M. Takamiya, T. Sakurai</i>	
CMA-2 : The Second Prototype Of A Low Power Reconfigurable Accelerator	465
<i>M. Izawa, N. Ozaki, Y. Yasuda, M. Kimura, H. Amano</i>	
Complexity-Effective Hilbert-Huang Transform (HHT) IP for Embedded Real-Time Applications	467
<i>S. Chen, C. Chen, W. Guo, T. Lin, C. Yeh</i>	
Implementation of a Perpendicular MTJ-Based Read-Disturb-Tolerant 2T-2R Nonvolatile TCAM Based on a Reversed Current Reading Scheme	469
<i>S. Matsunaga, M. Natsui, S. Ikeda, K. Miura, T. Endoh, H. Ohno, T. Hanyu</i>	
Energy-Efficient RISC Design with On-Demand Circuit-Level Timing Speculation	471
<i>T. Lin, Y. Kuo, Y. Tsai, T. Shyu, Y. Chu</i>	

A 60mW Baseband SoC for CMMB Receiver	473
<i>C. Wu, J. Cao, D. Bao, Y. Chen, X. Zeng</i>	
Proximity-Aware Cache Replication	475
<i>C. Li, D. Wang, H. Wang, Y. Xue, J. Li</i>	
Dynamic Reusability-based Replication with Network Address Mapping in CMPs	481
<i>J. Wang, D. Wang, H. Wang, Y. Xue</i>	
Hungarian Algorithm Based Virtualization to Maintain Application Timing Similarity for Defect-Tolerant NoC	487
<i>K. Yue, F. Lockom, Z. Li, S. Ghalim, S. Ren, L. Zhang, X. Li</i>	
Using Link-level Latency Analysis for Path Selection for Real-time Communication on NoCs	493
<i>H. Kashif, H. Patel, S. Fischmeister</i>	
A Semi-Formal Min-Cost Buffer Insertion Technique Considering Multi-Mode Multi-Corner Timing Constraints	499
<i>S. Tsai, M. Li, C. Huang</i>	
ECO Timing Optimization with Negotiation-Based Re-Routing and Logic Re-Structuring Using Spare Cells	505
<i>X. Wei, W. Tang, Y. Diao, Y. Wu</i>	
Clock Rescheduling for Timing Engineering Change Orders	511
<i>K. Ho, X. Shih, J. Jiang</i>	
Optimal Prescribed-Domain Clock Skew Scheduling	517
<i>L. Li, Y. Lu, H. Zhou</i>	
Fast Simulation of Hybrid CMOS and STT-MTJ Circuits with Identified Internal State Variables	522
<i>Y. Shang, W. Fei, H. Yu</i>	
Time-Domain Performance Bound Analysis of Analog Circuits Considering Process Variations	528
<i>X. Liu, S. Tan, Z. Hao, G. Shi</i>	
Hierarchical Graph Reduction Approach to Symbolic Circuit Analysis with Data Sharing and Cancellation-Free Properties	534
<i>Y. Song, G. Shi</i>	
Weakly Nonlinear Circuit Analysis Based on Fast Multidimensional Inverse Laplace Transform	540
<i>T. Wang, H. Liu, Y. Wang, N. Wong</i>	
A Reference-Free On-Chip Timing Jitter Measurement Circuit Using Self-Referenced Clock and a Cascaded Time Difference Amplifier in 65nm CMOS	546
<i>K. Niitsu, M. Sakurai, N. Harigai, D. Hirabayashi, T. Yamaguchi, H. Kobayashi</i>	
Simultaneous Data and Power Transmission using Nested Clover Coils	548
<i>Y. Take, H. Chung, N. Miura, T. Kuroda</i>	
Complexity-Effective Auditory Compensation with a Controllable Filter for Digital Hearing Aids	550
<i>Y. Chang, K. Chang, Y. Kuo, C. Liu</i>	
A Progressive Mixing 20GHz ILFD with Wide Locking Range for Higher Division Ratios	552
<i>A. Musa, K. Okada, A. Matsuzawa</i>	
A 16Gb/s Area-Efficient LD Driver with Interwoven Inductor in a 0.18μm CMOS	554
<i>T. Kuboki, Y. Ohtomo, A. Tsuchiya, K. Kishine, H. Onodera</i>	
A PVT-robust Feedback Class-C VCO Using an Oscillation Swing Enhancement Technique	556
<i>W. Deng, K. Okada, A. Matsuzawa</i>	
A Single-Routing Layered LDPC Decoder for 10Gbase-T Ethernet in 130nm CMOS	558
<i>D. Bao, X. Chen, Y. Huang, C. Wu, Y. Chen, X. Zeng</i>	
Automatic Timing Granularity Adjustment for Host-Compiled Software Simulation	560
<i>P. Razaghi, A. Gerstlauer</i>	
Performance Estimation of Embedded Software with Confidence Levels	566
<i>M. Lattuada, F. Ferrandi</i>	
Verifying Dynamic Power Management Schemes Using Statistical Model Checking	572
<i>J. Kumar, S. Vasudevan</i>	
Formal Methods for Coverage Analysis of Architectural Power States in Power-Managed Designs	578
<i>A. Hazra, P. Dasgupta, A. Banerjee, K. Harer</i>	
The Impact of Hot Carriers on Timing in Large Circuits	584
<i>J. Fang, S. Sapatnekar</i>	
A Learning-Based Autoregressive Model for Fast Transient Thermal Analysis of Chip-Multiprocessors	590
<i>D. Juan, H. Zhou, D. Marculescu, X. Li</i>	
On-Chip Statistical Hot-Spot Estimation Using Mixed-Mesh Statistical Polynomial Expression Generating and Skew-Normal Based Moment Matching Techniques	596
<i>P. Huang, Y. Lee, C. Pan</i>	

Design Techniques for Functional-Unit Power Gating in the Ultra-Low-Voltage Region	602
<i>M. Henry, L. Nazhandali</i>	
Post-Fabrication Reconfiguration for Power-Optimized Tuning of Optically Connected Multi-Core Systems	608
<i>Y. Zheng, P. Lisherness, S. Shamshiri, A. Ghofrani, S. Yang, K. Cheng</i>	
GLOW: A Global Router for Low-Power Thermal-Reliable Interconnect Synthesis using Photonic Wavelength Multiplexing	614
<i>D. Ding, B. Yu, D. Pan</i>	
Charge Replacement in Hybrid Electrical Energy Storage Systems	620
<i>Q. Xie, Y. Wang, M. Pedram, Y. Kim, D. Shin, N. Chang</i>	
Prospects of Active Cooling with Integrated Super-Lattice based Thin-Film Thermoelectric Devices for Mitigating Hotspot Challenges in Microprocessors	626
<i>B. Alexandrov, O. Sullivan, S. Kumar, S. Mikhopadhyay</i>	
Nano-Electro-Mechanical (NEM) Relays and their Application to FPGA Routing	632
<i>C. Chen, S. Lee, J. Provine, S. Chong, R. Parsa, D. Lee, R. Howe, H. Wong, S. Mitra</i>	
Capturing the Phantom of the Power Grid – On the Runtime Adaptive Techniques for Noise Reduction	633
<i>T. Wang, P. Luo, Y. Su, L. Cheng, D. Kwai, Y. Shi</i>	
Post Silicon Skew Tuning: Survey and Analysis	639
<i>M. Kao, K. Tsai, S. Chang, H. Chou</i>	
Compilation and Architecture Support for Customized Vector Instruction Extension	645
<i>J. Cong, M. Ghodrati, M. Gill, H. Huang, B. Liu, R. Prabhakar, G. Reinman, M. Vitanza</i>	
Thread Affinity Mapping for Irregular Data Access on Shared Cache GPGPU	651
<i>H. Kuo, K. Chen, B. Lai, J. Jou</i>	
Modular Scheduling of Distributed Heterogeneous Time-Triggered Automotive Systems	657
<i>M. Lukaszewicz, R. Schneider, D. Goswami, S. Chakraborty</i>	
RAISE: Reliability-Aware Instruction Scheduling for Unreliable Hardware	663
<i>S. Rehman, M. Shafique, F. Kriebel, J. Henkel</i>	
On-Line Leakage-Aware Energy Minimization Scheduling for Hard Real-Time Systems	669
<i>H. Huang, M. Fan, G. Quan</i>	
A Formal Approach to Debug Polynomial Datapath Designs	675
<i>B. Alizadeh</i>	
Automated Debugging of Counterexamples in Formal Verification of Pipelined Microprocessors	681
<i>M. Velev, P. Gao</i>	
On Error Tolerance and Engineering Change with Partially Programmable Circuits	687
<i>H. Mangassarian, H. Yoshida, A. Veneris, S. Yamashita, M. Fujita</i>	
On Error Modeling of Electrical Bugs for Post-Silicon Timing Validation	693
<i>M. Gao, P. Lisherness, K. Cheng, J. Liou</i>	
Hybrid Lithography Optimization with E-Beam and Immersion Processes for 16nm 1D Gridded Design	699
<i>Y. Du, H. Zhang, M. Wong, K. Chao</i>	
Design-Patterning Co-optimization of SRAM Robustness for Double Patterning Lithography	705
<i>V. Joshi, K. Agarwal, D. Sylvester</i>	
Efficient Pattern Relocation for EUV Blank Defect Mitigation	711
<i>H. Zhang, Y. Du, M. Wong, R. Topalaglu</i>	
Character Design and Stamp Algorithms for Character Projection Electron-Beam Lithography	717
<i>P. Du, W. Zhao, S. Weng, C. Cheng, R. Graham</i>	
Yield Enhancement for 3D-Stacked ICs: Recent Advances and Challenges	723
<i>Q. Xu, H. Li, L. Jiang, B. Eklow</i>	
Yield-Aware Time-Efficient Testing and Self-fixing Design For TSV-Based 3D ICs	730
<i>J. Xie, Y. Wang, Y. Xie</i>	
On Test and Repair of 3D Random Access Memory	736
<i>C. Wu, S. Lu, J. Li</i>	
Design for Manufacturability and Reliability for TSV-based 3D ICs	742
<i>D. Pan, S. Lim, K. Athikulwongse, M. Jung, J. Mitra, J. Pak, M. Pathak, J. Yang</i>	
The Synthesis of Linear Finite State Machine-Based Stochastic Computational Elements	748
<i>P. Li, W. Qian, M. Riedel, K. Bazargan, D. Lilja</i>	
Selective Time Borrowing for DSP Pipelines with Hybrid Voltage Control Loop	754
<i>P. Whatmough, S. Das, D. Bull, I. Darwazeh</i>	
EPROF: An Energy/Performance/Reliability Optimization Framework for Streaming Applications	760
<i>Y. Yetim, S. Malik, M. Martonosi</i>	

BTI-Aware Design Using Variable Latency Units	766
<i>S. Gupta, S. Sapatnekar</i>	
Linear Decomposition of Index Generation Functions.....	772
<i>T. Sasao</i>	
Fixed-point Accuracy Analysis of Datapaths with Mixed CORDIC and Polynomial Computations	780
<i>O. Sarbishei, K. Radecka</i>	
Algorithm for Synthesizing Design Context-Aware Fast Carry-Skip Adders	786
<i>K. Kim, T. Kim</i>	
A 16-pixel Parallel Architecture with Block-level/Mode-level Co-reordering Approach for Intra Prediction in 4kx2k H.264/AVC Video Encoder	792
<i>H. Ren, Y. Fan, X. Chen, X. Zeng</i>	
Fine-grained Dynamic Voltage Scaling on OLED Display.....	798
<i>X. Chen, J. Zeng, Y. Chen, W. Zhang, H. Li</i>	
A Reconfigurable Accelerator for Neuromorphic Object Recognition	804
<i>J. Sabarad, S. Kestur, M. Park, D. Dantara, V. Narayanan, Y. Chen, D. Khosla</i>	
Efficient Implementation Of Multi-Moduli Architectures For Binary-To-RNS Conversion.....	810
<i>H. Pettenghi, L. Sousa, J. Ambrose</i>	
Author Index	