

# **2012 IEEE 18th International Symposium on High Performance Computer Architecture**

**(HPCA 2012)**

**New Orleans, Louisiana, USA  
25 – 29 February 2012**



**IEEE Catalog Number: CFP12013-PRT  
ISBN: 978-1-4673-0827-4**

# Table of Contents

Message from the General Chairs .....	viii
Message from the Program Chair .....	ix
Organizing Committee/Program Committee .....	x
Additional Reviewers.....	xii
Workshops and Tutorials.....	xiii
<b>Session 1a: Reliability</b>	
MACAU: A Markov Model for Reliability Evaluations of Caches Under Single-bit and Multi-bit Upsets .....	3
<i>Jinho Suh, Murali Annavaram, Michel Dubois</i>	
Efficient Scrub Mechanisms for Error-Prone Emerging Memories.....	15
<i>Manu Awasthi, Manjunath Shevgoor, Kshitij Sudan, Bipin Rajendran, Rajeew Balasubramonian, Viji Srinivasan</i>	
Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips.....	27
<i>Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu</i>	
<b>Session 1b: Memory Systems I</b>	
Staged Reads: Mitigating the Impact of DRAM Writes on DRAM Reads.....	41
<i>Niladrish Chatterjee, Naveen Muralimanohar, Rajeew Balasubramonian, Al Davis, Norman P. Jouppi</i>	
Balancing DRAM Locality and Parallelism in Shared Memory CMP Systems.....	53
<i>Min Kyu Jeong, Doe Hyun Yoon, Dam Sunwoo, Mike Sullivan, Ikhwan Lee, Mattan Erez</i>	
MORSE: Multi-objective Reconfigurable Self-optimizing Memory Scheduler.....	65
<i>Janani Mukundan, José F. Martinez</i>	
<b>Session 2a: Heterogenous Architectures</b>	
The Case for GPGPU Spatial Multitasking .....	79
<i>Jacob T. Adriaens, Katherine Compton, Nam Sung Kim, Michael J. Schulte</i>	
TAP: A TLP-Aware Cache Management Policy for a CPU-GPU Heterogeneous Architecture .....	91
<i>Jaekyu Lee, Hyesoon Kim</i>	
CPU-Assisted GPGPU on Fused CPU-GPU Architectures.....	103
<i>Yi Yang, Ping Xiang, Mike Mantor, Huiyang Zhou</i>	
Design, Integration and Implementation of the DySER Hardware Accelerator into OpenSPARC .....	115
<i>Jesse Benson, Ryan Cofell, Chris Frericks, Chen-Han Ho, Venkatraman Govindaraju, Tony Nowatzki, Karthikeyan Sankaralingam</i>	
<b>Session 2b: Parallel Architectures</b>	
SCD: A Scalable Coherence Directory with Flexible Sharer Set Encoding .....	129
<i>Daniel Sanchez, Christos Kozyrakis</i>	
$\pi$ -TM: Pessimistic Invalidation for Scalable Lazy Hardware Transactional Memory.....	141
<i>Anurag Negi, Rubén Titos-Gil, Manuel E. Acacio, José M. Garcia, Per Stenstrom</i>	
BulkSMT: Designing SMT Processors for Atomic-Block Execution .....	153
<i>Xuehai Qian, Benjamin Sahelices, Josep Torrellas</i>	

Supporting Efficient Collective Communication in NoCs.....	165
<i>Sheng Ma, Natalie Enright Jerger, Zhiying Wang</i>	

### **Session 3a: Memory Systems and I/O**

Quasi-Nonvolatile SSD: Trading Flash Memory Nonvolatility to Improve Storage System Performance for Enterprise Applications.....	179
<i>Yangyang Pan, Guiqiang Dong, Qi Wu, Tong Zhang</i>	
System-level Implications of Disaggregated Memory.....	189
<i>Kevin Lim, Yoshio Turner, Jose Renato Santos, Alvin AuYoung, Jichuan Chang, Parthasarathy Ranganathan, Thomas F. Wenisch</i>	
Improving Write Operations in MLC Phase Change Memory .....	201
<i>Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang, Bruce R. Childers</i>	

### **Session 3b: Caches**

Adaptive Set-Granular Cooperative Caching .....	213
<i>Dyer Rolán, Basilio B. Fraguera, Ramón Doallo</i>	
Cache Restoration for Highly Partitioned Virtualized Systems .....	225
<i>David Daly, Harold W. Cain</i>	
Decoupled Dynamic Cache Segmentation.....	235
<i>Samira M. Khan, Zhe Wang, Daniel A. Jiménez</i>	

### **Session 4: Best Paper Session**

Computational Sprinting.....	249
<i>Arun Raghavan, Yixin Luo, Anuj Chandawalla, Marios Papaefthymiou, Kevin P. Pipe, Thomas F. Wenisch, Milo M. K. Martin</i>	
Power Balanced Pipelines.....	261
<i>John Sartori, Ben Ahrens, Rakesh Kumar</i>	
Flexible Register Management using Reference Counting.....	273
<i>Steven Battle, Andrew D. Hilton, Mark Hempstead, Amir Roth</i>	

### **Session 5a: Power and Energy**

AgileRegulator: A Hybrid Voltage Regulator Scheme Redeeming Dark Silicon for Power Efficiency in a Multicore Architecture .....	287
<i>Guihai Yan, Yingmin Li, Yinhe Han, Xiaowei Li, Minyi Guo, Xiaoyao Liang</i>	
JETC: Joint Energy Thermal and Cooling Management for Memory and CPU Subsystems in Servers.....	299
<i>Raid Ayoub, Rajib Nath, Tajana Rosing</i>	
Cooperative Partitioning: Energy-Efficient Cache Partitioning for High-Performance CMPs .....	311
<i>Karthik T. Sundararajan, Vasileios Porpodas, Timothy M. Jones, Nigel P. Topham, Björn Franke</i>	
Dynamically Heterogeneous Cores Through 3D Resource Pooling.....	323
<i>Houman Homayoun, Vasileios Kontorinis, Amirali Shayan, Ta-Wei Lin, Dean M. Tullsen</i>	

### **Session 5b: Parallel Programming and Architectures**

Architectural Support for Synchronization-Free Deterministic Parallel Programming.....	337
<i>Cedomir Segulja, Tarek S. Abdelrahman</i>	
Pacman: Tolerating Asymmetric Data Races with Unintrusive Hardware .....	349
<i>Shanxiang Qi, Norimasa Otsuki, Lois Orosa Nogueira, Abdullah Muzahid, Josep Torrellas</i>	

BulkCompactor: Optimized Deterministic Execution via Conflict-Aware Commit of Atomic Blocks.....	361
<i>Yuelu Duan, Xing Zhou, Wonsun Ahn, Josep Torrellas</i>	
Parabix: Boosting the Efficiency of Text Processing on Commodity Processors.....	373
<i>Dan Lin, Nigel Medforth, Kenneth S. Herdy, Arrvindh Shriraman, Rob Cameron</i>	
<b>Session 6a: Performance Modeling</b>	
WEST: Cloning Data Cache Behavior using Stochastic Traces .....	387
<i>Ganesh Balakrishnan, Yan Solihin</i>	
Statistical Performance Comparisons of Computers .....	399
<i>Tianshi Chen, Yunji Chen, Qi Guo, Olivier Temam, Yue Wu, Weiwu Hu</i>	
<b>Session 7: Industrial Track</b>	
Accelerating Business Analytics Applications.....	413
<i>Valentina Salapura, Tejas Karkhanis, Priya Nagpurkar, José Moreira</i>	
Architectural Perspectives of Future Wireless Base Stations based on the IBM PowerEN™ Processor .....	423
<i>Augusto Vega, Pradip Bose, Alper Buyuktosunoglu, Jeff Derby, Michele Franceschini, Charles Johnson, Robert Montoye</i>	
QuickIA: Exploring Heterogeneous Architectures on Real Prototypes .....	433
<i>Nagabhushan Chitlur, Ganapati Srinivasa, Scott Hahn, P K Gupta, Dheeraj Reddy, David Koufaty, Paul Brett, Abirami Prabhakaran, Li Zhao, Nelson Ijih, Suchit Subhaschandra, Sabina Grover, Xiaowei Jiang, Ravi Iyer</i>	
<b>Session 8: NoC</b>	
Network Congestion Avoidance Through Speculative Reservation .....	443
<i>Nan Jiang, Daniel U. Becker, George Michelogiannakis, William J. Dally</i>	
Network within a Network Approach to Create a Scalable High-Radix Router Microarchitecture .....	455
<i>Jung Ho Ahn, Sungwoo Choo, John Kim</i>	
Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for Networks-on-Chip.....	467
<i>Sheng Ma, Natalie Enright Jerger, Zhiying Wang</i>	
<b>Author Index</b> .....	479