

2012 IEEE International Solid- State Circuits Conference

(ISSCC 2012)

**San Francisco, California, USA
19-23 February 2012**



**IEEE Catalog Number: CFP12ISS-PRT
ISBN: 978-1-4673-0376-7**

TABLE OF CONTENTS

SESSION 1 OVERVIEW:

Plenary Papers and Awards.....	1
--------------------------------	---

SESSION 2 OVERVIEW: HIGH-BANDWIDTH DRAM & PRAM:

A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM with Dual-Error Detection and PVT-Tolerant Data- Fetch Scheme	38
<i>Kyomin Sohn, Taesik Na, Indal Song, Yong Shim, Wonil Bae, Sanghee Kang, Dongsu Lee, Hangyun Jung, Hanki Jeoung, Ki-Won Lee, Junsuk Park, Jongeun Lee, Byunghyun Lee, Inwoo Jun, Juseop Park, Junghwan Park, Hundai Choi, Sanghee Kim, Haeyoung Chung, Young Choi, Dae-Hee Jung, Jang Seok Choi, Byungsick Moon, Jung-Hwan Choi, Byungchul Kim, Seong-Jin Jang, Joo Sun Choi</i>	
A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with Bank Group and ×4 Half-Page Architecture	40
<i>Kibong Koo, Sunghwa Ok, Yonggu Kang, Seungbong Kim, Choungki Song, Hyeyoung Lee, Hyungsoo Kim, Yongmi Kim, Jeonghun Lee, Seunghan Oak, Yosep Lee, Jungyu Lee, Joongho Lee, Hyungyu Lee, Jaemin Jang, Jongho Jung, Byeongchan Choi, Yongju Kim, Youngdo Hur, Yunsang Kim, Byongtae Chung, Yongtak Kim</i>	
A 1.2V 23nm 6F² 4Gb DDR3 SDRAM with Local-Bitline Sense Amplifier, Hybrid LIO Sense Amplifier and Dummy-Less Array Architecture	42
<i>Kyu-Nam Lim, Woong-Ju Jang, Hyung-Sik Won, Kang-Yeol Lee, Hyungsoo Kim, Dong-Whee Kim, Mi-Hyun Cho, Seung-Lo Kim, Jong-Ho Kang, Keun-Woo Park, Byung-Tae Jeong</i>	
A 1.2V 30nm 1.6Gb/s/pin 4Gb LPDDR3 SDRAM with Input Skew Calibration and Enhanced Control Scheme	44
<i>Yong-Cheol Bae, Joon-Young Park, Sang Jae Rhee, Seung Bum Ko, Yonggwon Jeong, Kwang-Sook Noh, Younghoon Son, Jaeyoun Youn, Yonggyu Chu, Hyunyeon Cho, Mijo Kim, Daesik Yim, Hyo-Chang Kim, Sang-Hoon Jung, Hye-In Choi, Sungmin Yim, Jung-Bae Lee, Joo Sun Choi, Kyungseok Oh</i>	
A 20nm 1.8V 8Gb PRAM with 40MB/s Program Bandwidth	46
<i>Yongdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, Junho Shin, Yoohwan Rho, Changsoo Lee, Min Gu Kang, Jaeyun Lee, Yongjin Kwon, Soehye Kim, Jaehwan Kim, Yong-Jun Lee, Qi Wang, Sooho Cha, Sujin Ahn, Hideki Horii, Jaewook Lee, Kisung Kim, Hansung Joo, Kwangjin Lee, Yeong-Taek Lee, Jehwan Yoo, Gitae Jeong</i>	
A 283.2μW 800Mb/s/pin DLL-Based Data Self-Aligner for Through-Silicon Via (TSV) Interface	48
<i>Hyun-Woo Lee, Soo-Bin Lim, Junyoung Song, Ja-Beom Koo, Dae-Han Kwon, Jong-Ho Kang, Yunsang Kim, Young-Jung Choi, Kunwoo Park, Byong-Tae Chung, Chulwoo Kim</i>	
An 8Gb/s/pin 4pJ/b/pin Single-T-Line Dual (Base+RF) Band Simultaneous Bidirectional Mobile Memory I/O Interface with Inter-Channel Interference Suppression	50
<i>Yanghyo Kim, Gyung-Su Byun, Adrian Tang, Chewn-Pu Jou, Hsieh-Hung Hsieh, Glenn Reinman, Jason Cong</i>	
A 7Gb/s/Link Non-Contact Memory Module for Multi-Drop Bus System Using Energy- Equipartitioned Coupled Transmission Line	52
<i>Won-Joo Yun, Shinya Nakano, Wataru Mizuhara, Atsutake Kosuge, Noriyuki Miura, Hiroki Ishikuro, Tadahiro Kuroda</i>	

SESSION 3 OVERVIEW: PROCESSORS – HIGH PERFORMANCE DIGITAL SUBCOMMITTEE:

A 22nm IA Multi-CPU and GPU System-on-Chip	56
<i>Satish Damaraju, Varghese George, Sanjeev Jahagirdar, Tanveer Khondker, Robert Milstrey, Sanjib Sarkar, Scott Siers</i>	
A 32-Core RISC Microprocessor with Network Accelerators, Power Management and Testability Features	58
<i>Brian Miller, Derek Brasili, Tim Kiszely, Rob Kuhn, Rahul Mehrotra, Manan Salvi, Mandar Kulkarni, Anand Varadharajan, Shi-Huang Yin, William Lin, Adam Hughes, Bill Sysiack, Vasu Kandadi, Ilan Pragaspathi, Dan Hartman, David Carlson, Vishnu Yalala, Thucydides Xanthopoulos, Scott Meninger, Ethan Crain, Mark Spaeth, Akin Aina, Suresh Balasubramanian, Joe Vulih, Pragati Tiwary, David Lin, Richard Kessler, Bruce Fishbein, Anil Jain</i>	
The Next-Generation 64b SPARC Core in a T4 SoC Processor	60
<i>Jinuk Luke Shin, Heechoul Park, Hongping Li, Alan Smith, Youngmoon Choi, Harikaran Sathianathan, Sudesna Dash, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Robert Golla, Mary Jo Doherty, Greg Grohoski, Curtis McAllister</i>	

32nm x86 OS-Compliant PC On-Chip with Dual-Core Atom® Processor and RF WiFi Transceiver	62
<i>Hasnain Lakdawala, Mark Schaecher, Chang-itsung Fu, Rahul Limaye, Jon Duster, Yulin Tan, Ajay Balankutty, Erkan Alpman, Chun Lee, Satoshi Suzuki, Brent Carlton, Hyung Seok Kim, Marian Verhelst, Stefano Pellerano, Tong Kim, Durgesh Srivastava, Satish Venkatesan, Hyung-jin Lee, Peter Vandervoorn, Jad Rizk, Chia-Hong Jan, Krishnamurthy Soumyanath, Sunder Ramamurthy</i>	
An 800MHz 320mW 16-Core Processor with Message-Passing and Shared-Memory Inter-Core Communication Mechanisms	64
<i>Zhiyi Yu, Kaidi You, Ruijin Xiao, Heng Quan, Peng Ou, Yan Ying</i>	
A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS	66
<i>Shailendra Jain, Surhud Khare, Satish Yada, Praveen Salihundam, Shiva Ramani, Sriram Muthukumar, Arun Kumar, Shasi Kumar Gb</i>	
Resonant Clock Design for a Power-Efficient High-Volume x86-64 Microprocessor	68
<i>Visvesh Sathe, Srikanth Arekapudi, Charles Ouyang, Marios Papaefthymiou</i>	
A Reconfigurable Distributed All-Digital Clock Generator Core With SSC and Skew Correction in 22nm High-k Tri-Gate LP CMOS	70
<i>Y. William Li, Carlos Ornelas, Hyung Seok Kim, Hasnain Lakdawala</i>	

SESSION 4 OVERVIEW: RF TECHNIQUES:

A Blocker-Tolerant Wideband Noise-Cancelling Receiver with a 2dB Noise Figure	74
<i>David Murphy, Amr Hafez, Ahmad Mirzaei, Mohyee Mikhemar, Hooman Darabi, Mau-Chung Frank Chang, Asad Abidi</i>	
8-Path Tunable RF Notch Filters for Blocker Suppression	76
<i>Amir Ghaffari, Eric Klumperink, Bram Nauta</i>	
A Wideband IM3 Cancellation Technique for CMOS Attenuators	78
<i>Wei Cheng, Mark Oude Alink, Anne Johan Annema, Gerard Wienk</i>	
A 1-to-2.5GHz Phased-Array IC Based on g_m-RC All-Pass Time-Delay Cells	80
<i>Seyed Kasra Garakoui, Eric A.M. Klumperink, Bram Nauta</i>	
A Fully Integrated Dual-Mode CMOS Power Amplifier for WCDMA Applications	82
<i>Bonhoon Koo, Taehwan Joo, Yoosam Na, Songcheol Hong</i>	
A 28.3mW PA-Closed Loop for Linearity and Efficiency Improvement Integrated in a +27.1dBm WCDMA CMOS Power Amplifier	84
<i>Shouhei Kousai, Kohei Onizuka, Takashi Yamaguchi, Yasuhiko Kuriyama, Masami Nagaoka</i>	
A Fully Integrated Triple-Band CMOS Power Amplifier for WCDMA Mobile Handsets	86
<i>Kouichi Kanda, Yoichi Kawano, Takao Sasaki, Noriaki Shirai, Tetsuro Tamura, Shigeaki Kawai, Masahiro Kudo, Tomotoshi Murakami, Hiroyuki Nakamoto, Nobumasa Hasegawa</i>	
A 45nm SOI CMOS Class-D mm-Wave PA with $>10V_{pp}$ Differential Swing	88
<i>Ioannis Sarkas, Andreea Balteanu, Eric Dacquay, Alexander Tomkins</i>	

SESSION 5 OVERVIEW: AUDIO AND POWER CONVERTERS:

An 8Ω.5W 1%-THD 104dB(A)-Dynamic-Range Class-D Audio Amplifier with an Ultra-Low EMI System and Current Sensing for Speaker Protection	92
<i>Angelo Nagari, Emmanuel Allier, Francois Amiard, Vincent Binet, Christian Fraisse</i>	
A 1.5W 10V-Output Class-D Amplifier Using a Boosted Supply from a Single 3.3V Input in Standard 1.8V/3.3V 0.18μm CMOS	94
<i>Bert Serneels, Eldert Geukens, Bram De Muer, Tim Piessens</i>	
A 0.028% THD+N, 91% Power-Efficiency, 3-Level PWM Class-D Amplifier with a True Differential Front-End	96
<i>Sunwoo Kwon, Injeong Kim, Shinyoung Yi, Sangheeyub Kang, Sangheon Lee, Taeho Hwang, Byoungkwon Moon, Yunyoung Choi</i>	
A 41-Phase Switched-Capacitor Power Converter with 3.8mV Output Ripple and 81% Efficiency in Baseline 90nm CMOS	98
<i>Gerard Villar Pique</i>	
A High-Voltage CMOS IC and Embedded System for Distributed Photovoltaic Energy Optimization with Over 99% Effective Conversion Efficiency and Insertion Loss Below 0.1%	100
<i>Jason Stauth, Michael Seeman, Kapil Kesarwani</i>	
A Maximum Power-Point Tracker without Digital Signal Processing in 0.35μm CMOS for Automotive Applications	102
<i>Reinhard Enne, Miodrag Nikolic, Horst Zimmermann</i>	

A 40mV Transformer-Reuse Self-Startup Boost Converter with MPPT Control for Thermoelectric Energy Harvesting	104
<i>Jong-Pil Im, Se-Won Wang, Kang-Ho Lee, Young-Jin Woo, Young-Sub Yuk, Tae-Hwang Kong, Sung-Wan Hong, Seung-Tak Ryu</i>	
A 330nA Energy-Harvesting Charger with Battery Management for Solar and Thermoelectric Energy Harvesting	106
<i>Karthik Kadirvel, Yogesh Ramadass, Umar Lyles, John Carpenter, Vadim Ivanov, Vince McNeil, Anantha Chandrakasan</i>	

SESSION 6 OVERVIEW: MEDICAL, DISPLAYS AND IMAGERS:

A Sampling-Based 128×128 Direct Photon-Counting X-Ray Image Sensor with 3 Energy Bins and Spatial Resolution of 60μm/pixel	110
<i>Hyun-Sik Kim, Sang-Wook Han, Jun-Hyeok Yang, Sunil Kim, Young Kim, Sangwook Kim, Dae-Kun Yoon, Jun-Su Lee, Jae-Chul Park, Younghun Sung, Seong-Deok Lee, Seung-Tak Ryu, Gyu-Hyeong Cho</i>	
A 1.36μW Adaptive CMOS Image Sensor with Reconfigurable Modes of Operation From Available Energy/Illumination for Distributed Wireless Sensor Network	112
<i>Jaehyuk Choi, Seokjun Park, Jihyun Cho, Euisik Yoon</i>	
A 0.5V 4.95μW 11.8fps PWM CMOS Imager with 82dB Dynamic Range and 0.055% Fixed-Pattern Noise	114
<i>Meng-Ting Chung, Chih-Cheng Hsieh</i>	
A Capacitive Touch Controller Robust to Display Noise for Ultrathin Touch Screen Displays	116
<i>Ki-Duk Kim, San-Ho Byun, Yoon-Kyung Choi, Jong-Hak Baek, Hwa-Hyun Cho, Jong-Kang Park, Hae-Yong Ahn, Chang-Ju Lee, Min-Soo Cho, Joo-Hyeon Lee, Sang-Woo Kim, Hyung-Dal Kwon, Yong-Yeob Choi, Hosuk Na, Junchul Park, Yeon-Joong Shin, Kyungsuk Jang, Gyoocheol Hwang, Myunghee Lee</i>	
A 160μA Biopotential Acquisition ASIC with Fully Integrated IA and Motion-Artifact Suppression	118
<i>Nick Van Helleputte, Sunyoung Kim, Hyejung Kim, Jong Pal Kim, Chris Van Hoof, Refet Firat Yazicioglu</i>	
CMOS Capacitive Biosensor with Enhanced Sensitivity for Label-Free DNA Detection	120
<i>Kang-Ho Lee, Sukhwan Choi, Jeong Oen Lee, Jun-Bo Yoon</i>	
A 100Mphoton/s Time-Resolved Mini-Silicon Photomultiplier with on-Chip Fluorescence Lifetime Estimation in 0.13μm CMOS Imaging Technology	122
<i>David Tyndall, Bruce Rae, David Li, Justin Richardson, Jochen Arlt</i>	
A Wireless Magnetoresistive Sensing System for an Intra-Oral Tongue-Computer Interface	124
<i>Hangue Park, Benoit Gosselin, Mehdi Kiani, Hyung-Min Lee, Jeonghee Kim</i>	
A CMOS 10kpixel Baseline-Free Magnetic Bead Detector with Column-Parallel Readout for Miniaturized Immunoassays	126
<i>Simone Gambini, Karl Skucha, Paul Liu, Jungkyu Kim, Reut Krigel, Richard Mathies, Bernhard Boser</i>	

SESSION 7 OVERVIEW: MULTI-GB/S RECEIVER AND PARALLEL I/O TECHNIQUES:

An 18.6Gb/s Double-Sampling Receiver in 65nm CMOS for Ultra-Low-Power Optical Communication	130
<i>Meisam Honarvar Nazari, Azita Emami-Neyestanak</i>	
A 0.4mW/Gb/s 16Gb/s Near-Ground Receiver Front-end with Replica Transconductance Termination Calibration	132
<i>Kambiz Kaviani, Amir Amirkhany, Charlie Huang, Phuong Le, Chris Madden, Keisuke Saito, Koji Sano, Vinod Murugan, Wendem Beyene, Ken Chang, Chuck Yuan</i>	
A 19Gb/s Serial Link Receiver with Both 4-Tap FFE and 5-Tap DFE Functions in 45nm SOI CMOS	134
<i>Ankur Agrawal, John Bulzacchelli, Timothy Dickson, Yong Liu, Jose Tierno, Daniel Friedman</i>	
An 8GB/s Quad-Skew-Cancelling Parallel Transceiver in 90nm CMOS for High-Speed DRAM Interface	136
<i>Young-Sik Kim, Seon-Kyoo Lee, Seung-Jun Bae, Young-Soo Sohn, Jung-Bae Lee, Joo Sun Choi, Hong-June Park, Jae-Yoon Sim</i>	
A 4.1pJ/b 16Gb/s Coded Differential Bidirectional Parallel Electrical Link	138
<i>Amir Amirkhany, Kambiz Kaviani, Aliazam Abbasfar, Fazeel Shuaeb, Wendem Beyene, Chikara Hoshino, Chris Madden, Ken Chang</i>	
A 5Gb/s Single-Ended Parallel Receiver with Adaptive FEXT Cancellation	140
<i>Seon-Kyoo Lee, Hyunsoo Ha, Hong-June Park, Jae-Yoon Sim</i>	

A Compact Low-Power 3D I/O in 45nm CMOS	142
<i>Yong Liu, Wing Luk, Daniel Friedman</i>	

SESSION 8 OVERVIEW: DELTA-SIGMA CONVERTERS:

An LC Bandpass $\Delta\Sigma$ ADC with 70dB SNDR Over 20MHz Bandwidth Using CMOS DACs	146
<i>Jeffrey Harrison, Michal Nesselroth, Robert Mamuad, Arya Behzad, Andrew Adams, Steve Avery</i>	
A 12mW Low-Power Continuous-Time Bandpass Modulator with 58dB SNDR and 24MHz Bandwidth at 200MHz IF	148
<i>Hyungil Chae, Jaehun Jeong, Gabriele Manganaro, Michael Flynn</i>	
A DC-to-1GHz Tunable RF ADC Achieving DR = 74dB and BW = 150MHz at $f_0 = 450$MHz Using 550mW	150
<i>Hajime Shibata, Richard Schreier, Wenhua Yang, Ali Shaikh, Donald Paterson, Trevor Caldwell, David Alldred</i>	
A 16mW 78dB-SNDR 10MHz-BW CT- $\Delta\Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer	152
<i>Karthikeyan Reddy, Sachin Rao, Rajesh Inti, Brian Young, Amr Elshazly, Mrunmay Talegaonkar, Pavan Kumar Hanumolu</i>	
A 72dB-DR $\Delta\Sigma$ CT Modulator Using Digitally Estimated Auxiliary DAC Linearization Achieving 88fJ/conv in a 25MHz BW	154
<i>Pascal Witte, John G. Kauffman, Joachim Becker, Yiannos Manoli, Maurits Ortmanns</i>	
A 15mW 3.6GS/s CT-$\Delta\Sigma$ ADC with 36MHz Bandwidth and 83dB DR in 90nm CMOS	156
<i>Pradeep Shettigar, Shanthy Pavan</i>	
20mW 61dB SNDR (60MHz BW) 1b 3rd-Order Continuous-Time Delta-Sigma Modulator Clocked at 6GHz in 45nm CMOS	158
<i>Venkatesh Srinivasan, Victoria Wang, Patrick Satarzadeh</i>	

SESSION 9 OVERVIEW: WIRELESS TRANSCEIVER TECHNIQUES:

A 40MHz-to-1GHz Fully Integrated Multistandard Silicon Tuner in 80nm CMOS	162
<i>Jody Greenberg, Fernando De Bernardinis, Carlo Tinella, Antonio Milani, Johnny Pan, Paola Uggetti, Marco Sosio</i>	
A Multiband Multimode Transmitter without Driver Amplifier	164
<i>Omid Oliaei, Mark Kirschenmann, David Newman, Kurt Hausmann, Haolu Xie, Patrick Rakers, Mahib Rahman, Michael Gomez, Chuanzhao Yu, Benjamin Gilsdorf, Kurt Sakamoto</i>	
Active Feedback Receiver with Integrated Tunable RF Channel Selectivity, Distortion Cancelling, 48dB Stopband Rejection and $>+12$dBm Wideband IIP3, Occupying <0.06mm² in 65nm CMOS	166
<i>Shadi Youssef, Ronan van der Zee, Bram Nauta</i>	
A 20dBm 2.4GHz Outphasing Transmitter for WLAN Application in 32nm CMOS	168
<i>Paolo Madoglio, Ashoke Ravi, Hongtao Xu, Kailash Chandrashekar, Marian Verhelst, Stefano Pellerano, Luis Cuellar, Mariano Aguirre, Masoud Sajadieh, Ofir Degani, Hasnain Lakdawala, Yorgos Palaskas</i>	
A 60GHz Outphasing Transmitter in 40nm CMOS with 15.6dBm Output Power	170
<i>Dixian Zhao, Shailesh Kulkarni, Patrick Reynaert</i>	
A 4-in-1 (WiFi/BT/FM/GPS) Connectivity SoC with Enhanced Co-Existence Performance in 65nm CMOS	172
<i>Yuan-Hung Chung, Min Chen, Wei-Kai Hong, Jie-Wei Lai, Sheng-Jau Wong, Chien-Wei Kuan, Hong-Lin Chu, Chihun Lee, Chih-Fan Liao, Hsuan-Yu Liu, Hong-Kai Hsu, Li-Chun Ko, Kuo-Hao Chen, Chao-Hsin Lu, Tsung-Ming Chen, YuLi Hsueh, Chunwei Chang, Yi-Hsien Cho, Chih-Hsien Shen, Yuan Sun, Eng-Chuan Low, Xudong Jiang, Deyong Hu, Weimin Shu, Jhy-Rong Chen, Jui-Lin Hsu, Chia-Jui Hsu, Jing-Hong Conan Zhan, Osama Shana'A, Guang-Kaai Dehng, George Chien</i>	
A 1.5-to-5.0GHz Input-Matched +2dBm P1dB All-Passive Switched-Capacitor Beamforming Receiver Front-End in 65nm CMOS	174
<i>Michiel Soer, Eric Klumperink, Bram Nauta, Frank van Vliet</i>	

SESSION 10 OVERVIEW: HIGH-PERFORMANCE DIGITAL:

A 280mV-to-1.1V 256b Reconfigurable SIMD Vector Permutation Engine with 2-Dimensional Shuffle in 22nm CMOS	178
<i>Steven Hsu, Amit Agarwal, Mark Anders, Sanu Mathew, Himanshu Kaul, Farhana Sheikh, Ram Krishnamurthy</i>	
A Source-Synchronous 90Gb/s Capacitively Driven Serial On-Chip Link Over 6mm in 65nm CMOS	180
<i>Dennis Walter, Sebastian Hoppner, Holger Eisenreich, Georg Ellguth, Stephan Henker, Stefan Hanzsche, Rene Schuffny, Markus Winter, Gerhard Fettweis</i>	

A 1.45GHz 52-to-162GFLOPS/W Variable-Precision Floating-Point Fused Multiply-Add Unit with Certainty Tracking in 32nm CMOS	182
<i>Himanshu Kaul, Mark Anders, Sanu Mathew, Steven Hsu</i>	
A 2.05GVertices/s 151mW Lighting Accelerator for 3D Graphics Vertex and Pixel Shading in 32nm CMOS	184
<i>Farhana Sheikh, Sanu Mathew, Mark Anders, Himanshu Kaul, Steven Hsu, Amit Agarwal, Ram Krishnamurthy, Shekhar Borkar</i>	
A 3D System Prototype of an eDRAM Cache Stacked Over Processor-Like Logic Using Through-Silicon Vias	186
<i>Matt Wordeman, Joel Silberman, Gary Maier, Michael Scheuermann</i>	
3D-MAPS: 3D Massively Parallel Processor with Stacked Memory	188
<i>Dae Hyun Kim, Krit Athikulwongse, Michael Healy, Mohammad Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean Lewis, Tzu-Wei Lin, Chang Liu</i>	
Centip3De: A 3930DMIPS/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores	190
<i>David Fick, Ronald G. Dreslinski, Bharan Giridhar, Gyouho Kim, Sangwon Seo, Matthew Fojtik, Sudhir Satpathy, Yoonmyung Lee, Daeyeon Kim, Nurrachman Liu, Michael Wieckowski, Gregory Chen</i>	
K Computer: 8.162 PetaFLOPS Massively Parallel Scalar Supercomputer Built with Over 548k Cores	192
<i>Hiroyuki Miyazaki, Yoshihiro Kusano, Hiroshi Okano, Tatsumi Nakada, Ken Seki, Toshiyuki Shimizu, Naoki Shinjo, Fumiyoshi Shoji, Atsuya Uno, Motoyoshi Kurokawa</i>	

SESSION 11 OVERVIEW: SENSORS AND MEMS:

A $\Lambda\Sigma$ Interface for MEMS Accelerometers Using Electrostatic Spring-Constant Modulation for Cancellation of Bondwire Capacitance Drift	196
<i>Pedram Lajevardi, Vladimir Petkov, Boris Murmann</i>	
A Capacitance-to-Digital Converter for Displacement Sensing with 17b Resolution and 20μs Conversion Time	198
<i>Sha Xia, Kofi Makinwa, Stoyan Nihtianov</i>	
A 50μW Biasing Feedback Loop with 6ms Settling Time for a MEMS Microphone with Digital Output	200
<i>Jeroen van den Boom</i>	
ASIC for a Resonant Wireless Pressure-Sensing System for Harsh Environments Achieving $\pm 2\%$ Error Between -40 and 150 C Using Q-Based Temperature Compensation	202
<i>Marko Rocznik, Fabian Henrici, Remigius Has</i>	
A $\pm 0.4^\circ\text{C}$ (3) -70 to 200$^\circ\text{C}$ Time-Domain Temperature Sensor Based on Heat Diffusion in Si and SiO₂	204
<i>Caspar van Vroonhoven, Dan D'Aquino, Kofi Makinwa</i>	
A Temperature-to-Digital Converter for a MEMSBased Programmable Oscillator with Better Than $\pm 0.5\text{ppm}$ Frequency Stability	206
<i>Michael Perrott, Jim Salvia, Fred Lee, Aaron Partridge, Shouvik Mukherjee, Carl Arft, Jin-Tae Kim, Niveditha Arumugam, Pavan Gupta, Sassan Tabatabaei, Sudhakar Pamarti, Haechang Lee</i>	
A CMOS Temperature Sensor with a Voltage-Calibrated Inaccuracy of $\pm 0.15^\circ\text{C}$ (3) From -55 to 125$^\circ\text{C}$	208
<i>Kamran Souri, Youngcheol Chae, Kofi Makinwa</i>	
Ratiometric BJT-Based Thermal Sensor in 32nm and 22nm Technologies	210
<i>Joseph Shor, Kosta Luria, Dror Zilberman</i>	

SESSION 12 OVERVIEW: MULTIMEDIA AND COMMUNICATIONS SOCS:

A 32nm High-k Metal Gate Application Processor with GHz Multi-Core CPU	214
<i>Se-Hyun Yang, Seogjun Lee, Jae Young Lee, Jeonglae Cho, Hoi-Jin Lee, Dongsik Cho, Junghun Heo, Sunghoon Cho, Youngmin Shin, Sunghee Yun, Euseok Kim, Ukrae Cho, Edward Pyo, Man Hyuk Park</i>	
A 335Mb/s 3.9mm² 65nm CMOS Flexible MIMO Detection-Decoding Engine Achieving 4G Wireless Data Rates	216
<i>Markus Winter, Steffen Kunze, Esther Perez Adeva, Björn Mennenga</i>	
A Full 4-Channel 6.3Gb/s 60GHz Direct-Conversion Transceiver with Low-Power Analog and Digital Baseband Circuitry	218
<i>Kenichi Okada, Keitarou Kondou, Masaya Miyahara, Masashi Shinagawa, Hiroki Asada, Ryo Minami, Tatsuya Yamaguchi, Ahmed Musa, Yuuki Tsukui, Yasuo Asakura, Shinya Tamonoki</i>	

A 320mW 342GOPS Real-Time Moving Object Recognition Processor for HD 720p Video Streams	220
<i>Jinwook Oh, Gyeonghoon Kim, Junyoung Park, Injoon Hong, Seungjin Lee, Hoi-Jun Yoo</i>	
A 464GOPS 620GOPS/W Heterogeneous Multi-Core SoC for Image-Recognition Applications	222
<i>Yasuki Tanabe, Masato Sumiyoshi, Manabu Nishiyama, Itaru Yamazaki, Shinsuke Fujii, Katsuyuki Kimura, Takuma Aoyama, Moriyasu Banno, Hiroo Hayashi, Takashi Miyamori</i>	
A 2Gpixel/s H.264/AVC HP/MVC Video Decoder Chip for Super Hi-Vision and 3DTV/FTV Applications	224
<i>Dajiang Zhou, Jinjia Zhou, Jiayi Zhu, Peilin Liu, Satoshi Goto</i>	
A True Multistandard, Programmable, Low-Power, Full HD Video-Codex Engine for Smartphone SoC	226
<i>Mahesh Mehendale, Subrangshu Das, Mohit Sharma, Mihir Mody, Ratna Reddy, Joseph Meehan, Hideo Tamama, Brian Carlson</i>	

SESSION 13 OVERVIEW: HIGH-PERFORMANCE EMBEDDED SRAM:

A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active V_{MIN}-Enhancing Assist Circuitry	230
<i>Eric Karl, Yih Wang, Yong-Gee Ng, Zheng Guo, Fatih Hamzaoglu, Uddalak Bhattacharya, Kevin Zhang, Kaizad Mistry, Mark Bohr</i>	
A 6T SRAM with a Carrier-Injection Scheme to Pinpoint and Repair Fails That Achieves 57% Faster Read and 31% Lower Read Energy	232
<i>Kousuke Miyaji, Toshikazu Suzuki, Shinji Miyano, Ken Takeuchi</i>	
Capacitive-Coupling Wordline Boosting with Self-Induced V_{CC} Collapse for Write V_{MIN} Reduction in 22-nm 8T SRAM	234
<i>Jaydeep Kulkarni, Bibiche Geuskens, Tanay Karnik, Muhammad Khellah, James Tschanz, Vivek De</i>	
A 28nm 360ps-Access-Time Two-Port SRAM with a Time-Sharing Scheme to Circumvent Read Disturbs	236
<i>Yuichiro Ishii, Yasumasa Tsukamoto, Koji Nii, Hidehiro Fujiwara, Makoto Yabuuchi, Koji Tanaka, Shinji Tanaka, Yasuhisa Shimazaki</i>	

SESSION 14 OVERVIEW: DIGITAL CLOCKING AND PLLS:

A 0.004mm² 250μW $\Delta\Sigma$ TDC with Time-Difference Accumulator and a 0.012mm² 2.5mW Bang-Bang Digital PLL Using PRNG for Low-Power SoC Applications	240
<i>Jong-Phil Hong, Sung-Jin Kim, Jenlung Liu, Nan Xing, Tae-Kwang Jang, Jaejin Park, Jihyun Kim, Taeik Kim, Hojin Park</i>	
A 1.5GHz 890μW Digital MDLL with 400fsrms Integrated Jitter, -55.6dBc Reference Spur and 20fs/mV Supply-Noise Sensitivity Using 1b TDC	242
<i>Amr Elshazly, Rajesh Inti, Brian Young, Pavan Kumar Hanumolu</i>	
A 6.7MHz-to-1.24GHz 0.0318mm² Fast-Locking All-Digital DLL in 90nm CMOS	244
<i>Min-Han Hsieh, Liang-Hsin Chen, Shen-Iuan Liu</i>	
A TDC-Less ADPLL with 200-to-3200MHz Range and 3mW Power Dissipation for Mobile SoC Clocking in 22nm CMOS	246
<i>Nathaniel August, Hyung-Jin Lee, Martin Vandepas, Rachael Parker</i>	
A Digitally Stabilized Type-III PLL Using Ring VCO with 1.01ps_{rms} Integrated Jitter in 65nm CMOS	248
<i>Akihide Sai, Yuka Kobayashi, Shigehito Saigusa, Osamu Watanabe, Tetsuro Itakura</i>	

SESSION 15 OVERVIEW: MM-WAVE AND THZ TECHNIQUES:

A 1kPixel CMOS Camera Chip for 25fps Real-Time Terahertz Imaging Applications	252
<i>Hani Sherry, Janusz Grzyb, Yan Zhao, Richard Al Hadi, Andreia Cathelin, Andreas Kaiser, Ullrich Pfeiffer</i>	
280GHz and 860GHz Image Sensors Using Schottky-Barrier Diodes in 0.13μm Digital CMOS	254
<i>Ruonan Han, Yaming Zhang, Youngwan Kim, Dae Yeon Kim, Hisashi Shichijo, Ehsan Afshari</i>	
A 0.28THz 4x4 Power-Generation and Beam-Steering Array	256
<i>Kaushik Sengupta, Ali Hajimiri</i>	
A 283-to-296GHz VCO with 0.76mW Peak Output Power in 65nm CMOS	258
<i>Yahya M. Tousi, Omeed Momeni, Ehsan Afshari</i>	
A 1V 19.3dBm 79GHz Power Amplifier in 65nm CMOS	260
<i>Kun-Yin Wang, Tao-Yao Chang, Chorong-Kuang Wang</i>	

A 9% Power Efficiency 121-to-137GHz Phase-Controlled Push-Push Frequency Quadrupler in 0.13μm SiGe BiCMOS	262
<i>Yong Wang, Wang Ling Goh, Yong-Zhong Xiong</i>	
A 144GHz 0.76cm-Resolution Sub-Carrier SAR Phase Radar for 3D Imaging in 65nm CMOS	264
<i>Adrian Tang, G. Virbila, D. Murphy, F. Hsiao, Y.H. Wang, Q. J. Gu</i>	
A 2Gb/s-Throughput CMOS Transceiver Chipset with In-Package Antenna for 60GHz Short-Range Wireless Communication	266
<i>Toshiya Mitomo, Yukako Tsutsumi, Hiroaki Hoshino, Masahiro Hosoya, Tong Wang, Yuta Tsubouchi, Ryoichi Tachibana, Akihide Sai</i>	
A Low-Power 57-to-66GHz Transceiver in 40nm LP CMOS with -17dB EVM at 7Gb/s	268
<i>Vojkan Vidokovic, Giovanni Mangraviti, Khaled Khalaf, Viki Szortyka, Kristof Vaesen, Wim Van Thillo, Bertrand Parvais</i>	
A 4-Path 42.8-to-49.5GHz LO Generation with Automatic Phase Tuning for 60GHz Phased-Array Receivers	270
<i>Liang Wu, Alvin Li, Howard Luong</i>	

SESSION 16 OVERVIEW: SWITCHING POWER CONTROL TECHNIQUES:

Near-Independently Regulated 5-Output Single-Inductor DC-DC Buck Converter Delivering 1.2W/mm² in 65nm CMOS	274
<i>Chien-Wei Kuan, Hung-Chih Lin</i>	
A High-Stability Emulated Absolute Current Hysteretic Control Single-Inductor 5-Output Switching DC-DC Converter with Energy Sharing and Balancing	276
<i>Se-Won Wang, Gyu-Ha Cho, Gyu-Hyeong Cho</i>	
Off-the-Line Primary-Side Regulation LED Lamp Driver with Single-Stage PFC and TRIAC Dimming Using LED Forward-Voltage and Duty-Variation Tracking Control	278
<i>Jong Tae Hwang, Moon Sang Jung, Dae Ho Kim, Jun Hong Lee</i>	
A 0.18μm CMOS 91%-Efficiency 0.1-to-2A Scalable Buck-Boost DC-DC Converter for LED Drivers	280
<i>Piero Malcovati, Massimiliano Belloni, Fabio Gozzini</i>	
A 92%-Efficiency Wide-Input-Voltage-Range Switched-Capacitor DC-DC Converter	282
<i>Vincent Ng, Seth Sanders</i>	
An Optimized Driver for SiC JFET-Based Switches Delivering More Than 99% Efficiency	284
<i>Karl Norling, Christian Lindholm, Dieter Draxelmayr</i>	
An Adaptive Reconfigurable Active Voltage Doubler/Rectifier for Extended-Range Inductive Power Transmission	286
<i>Hyung-Min Lee, Maysam Ghovanloo</i>	
Voltage-Boosting Wireless Power Delivery System with Fast Load Tracker by $\Delta\Sigma$-Modulated Sub-Harmonic Resonant Switching	288
<i>Ryota Shinoda, Kazutoshi Tomita, Yuya Hasegawa, Hiroki Ishikuro</i>	

SESSION 17 OVERVIEW: DIAGNOSTIC AND THERAPEUTIC TECHNOLOGIES FOR HEALTH:

An 8-Channel Scalable EEG Acquisition SoC with Fully Integrated Patient-Specific Seizure Classification and Recording Processor	292
<i>Jerald Yoo, Long Yan, Dina El-Damak, Muhammad Bin Altaf, Ali Shoeb, Hoi-Jun Yoo, Anantha Chandrakasan</i>	
A 259.6μW Nonlinear HRV-EEG Chaos Processor with Body Channel Communication Interface for Mental Health Monitoring	294
<i>Taehwan Roh, Sunjoo Hong, Hyunwoo Cho, Hoi-Jun Yoo</i>	
A Sub-10nA DC-Balanced Adaptive Stimulator IC with Multimodal Sensor for Compact Electro-Acupuncture System	296
<i>Kiseok Song, Hyunwoo Lee, Sunjoo Hong, Hyunwoo Cho, Hoi-Jun Yoo</i>	
A Batteryless 19μW MICS/ISM-Band Energy Harvesting Body Area Sensor Node SoC	298
<i>Fan Zhang, Yanqing Zhang, Jason Silver, Yousef Shakhsher, Manohar Nagaraju, Alicia Klinefelter, Jagdish Pandey, James Boley</i>	
A 1V 5mA Multimode IEEE 802.15.6/Bluetooth Low-Energy WBAN Transceiver for Biotelemetry Applications	300
<i>Alan Wong, Mark Dawkins, Gabriele Devita, Nick Kasparidis, Andreas Katsiamis, Oliver King, Franco Lauria, Johannes Schiff</i>	
A mm-Sized Wirelessly Powered and Remotely Controlled Locomotive Implantable Device	302
<i>Anatoly Yakovlev, Daniel Pivonka, Teresa Meng, Ada Poon</i>	

A CMOS Impedance Cytometer for 3D Flowing Single-Cell Real-Time Analysis with $\Delta\Sigma$ Error Correction	304
<i>Kang-Ho Lee, Jeonghun Nam, Sukhwan Choi, Hyunjung Lim, Sehyun Shin, Gyu-Hyeong Cho</i>	

SESSION 18 OVERVIEW: INNOVATIVE CIRCUITS IN EMERGING TECHNOLOGIES:

Insole Pedometer with Piezoelectric Energy Harvester and 2V Organic Digital and Analog Circuits	308
<i>Koichi Ishida, Tsung-Ching Huang, Kentaro Honda, Yasuhiro Shinozuka, Hiroshi Fuketa, Tomoyuki Yokota, Ute Zschieschang, Hagen Klauk, Gregory Tortissier</i>	
1D and 2D Analog 1.5kHz Air-Stable Organic Capacitive Touch Sensors on Plastic Foil	310
<i>Hagen Marien, Michiel Steyaert, Erik Van Veenendael, Paul Heremans</i>	
Bidirectional Communication in an HF Hybrid Organic/Solution-Processed Metal-Oxide RFID Tag	312
<i>Kris Myny, Maarten Rockele, Adrian Chasin, Duy-Vu Pham, Jurgen Steiger, Silviu Botnaras, Dennis Weber, Bernhard Herold</i>	
A 6b 10MS/s Current-Steering DAC Manufactured with Amorphous Gallium-Indium-Zinc-Oxide TFTs Achieving SFDR > 30dB up to 300kHz	314
<i>Daniele Raiteri, Fabrizio Torricelli, Kris Myny, Manoj Nag, Bas Van der Putten, Edsger Smits, Soeren Steudel, Karin Tempelaars, Ashutosh Tripathi, Gerwin Gelinck</i>	
A Low-Overhead Self-Healing Embedded System for Ensuring High Yield and Long-Term Sustainability of 60GHz 4Gb/s Radio-on-a-Chip	316
<i>Adrian Tang, Frank Hsiao, David Murphy, I-Ning Ku, Jenny Liu, Sandeep D'Souza, Ning-Yi Wang, Hao Wu, Yen-Hsiang Wang, Mandy Tang, Gabriel Virbila, Mike Pham, Derek Yang, Qun Jane Gu</i>	
Power-Efficient Readout Circuit for Miniaturized Electronic Nose	318
<i>Violeta Petrescu, Julia Pettine, Devrez M. Karabacak</i>	
Towards Ultra-Dense Arrays of VHF NEMS with FDSOI-CMOS Active Pixels for Sensing Applications	320
<i>Gregory Arndt, Cecilia Dupre, Julien Arcamone, Gerald Cibrario, Olivier Rozeau, Laurent Duraffourg, Eric Ollier, Eric Colinet</i>	

SESSION 19 OVERVIEW: 20+ GB/S WIRELINE TRANSCEIVERS AND INJECTION-LOCKED CLOCKING:

A 28Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32nm SOI CMOS Technology	324
<i>John Bulzacchelli, Troy Beukema, Daniel Storaska, Ping-Hsuan Hsieh, Sergey Rylov, Daniel Furrer, Daniele Gardellini, Andrea Prati, Christian Menolfi</i>	
A 225mW 28Gb/s SerDes in 40nm CMOS With 13dB of Analog Equalization for 100GBASE-LR4 and Optical Transport Lane 4.4 Applications	326
<i>Mike Harwood, Steffen Nielsen, Andre Szczepanek, Richard Allred, Sean Batty, Mike Case, Simon Forey, Karthik Gopalakrishnan, Larry Kan, Bob Killips, Parmanand Mishra, Rohit Pande</i>	
A 40nm CMOS Single-Chip 50Gb/s DP-QPSK/BPSK Transceiver With Electronic Dispersion Compensation for Coherent Optical Channels	328
<i>Diego Crivelli, Mario Hueda, Hugo Carrer, Jeff Zachan, Vadim Gutnik, Martin Del Barco, Ramiro Lopez, Geoff Hatcher</i>	
A Dual 23Gb/s CMOS Transmitter/Receiver Chipset for 40Gb/s RZ-DQPSK and CS-RZ-DQPSK Optical Transmission	330
<i>Delong Cui, Bharath Raghavan, Ullas Singh, Anand Vasani, Zhi Huang, Deyi Pi, Mehdi Khanpour, Ali Nazemi, Hassan Maarefi, Tamer Ali</i>	
A Versatile Multi-Modality Serial Link	332
<i>Yusuke Tanaka, Yasufumi Hino, Yasuhiro Okada, Takahiro Takeda</i>	
A 28Gb/s Source-Series Terminated TX in 32nm CMOS SOI	334
<i>Christian Menolfi, Juergen Hertle, Thomas Toifl, Thomas Morf, Daniele Gardellini</i>	
An All-Digital Clock Generator Using a Fractionally Injection-Locked Oscillator in 65nm CMOS	336
<i>Pyoungwon Park, Jaemin Park, Hojin Park, SeongHwan Cho</i>	
A 2.4GHz Sub-Harmonically Injection-Locked PLL With Self-Calibrated Injection Timing	338
<i>Yi-Chieh Huang, Shen-Iuan Liu</i>	

SESSION 20 OVERVIEW: RF FREQUENCY GENERATION:

A 20Mb/s Phase Modulator Based on a 3.6GHz Digital PLL with -36dB EVM at 5mW Power	342
<i>Giovanni Marzin, Salvatore Levantino, Carlo Samori, Andrea Lacaita</i>	

A 14.2mW 2.55-to-3GHz Cascaded PLL with Reference Injection, 800MHz Delta-Sigma Modulator and 255fsrms Integrated Jitter in 0.13μm CMOS	344
<i>Dongmin Park, SeongHwan Cho</i>	
A 40nm CMOS All-Digital Fractional-N Synthesizer without Requiring Calibration	346
<i>Frank Opteynde</i>	
A 36mW/9mW Power-Scalable DCO in 55nm CMOS for GSM/WCDMA Frequency Synthesizers	348
<i>Antonio Liscidini, Luca Fanori, Pietro Andreani, Rinaldo Castello</i>	
A Clip-and-Restore Technique for Phase Desensitization in a 1.2V 65nm CMOS Oscillator for Cellular Mobile and Base Stations	350
<i>Akshay Visweswaran, R. Bogdan Staszewski, John R. Long</i>	
A 32nm CMOS All-Digital Reconfigurable Fractional Frequency Divider for LO Generation in Multistandard SoC Radios With On-the-Fly Interference Management	352
<i>Kailash Chandrashekar, Stefano Pellerano, Paolo Madoglio</i>	
A 6.7-to-9.2GHz 55nm CMOS Hybrid Class-B/Class-C Cellular TX VCO	354
<i>Luca Fanori, Antonio Liscidini, Pietro Andreani</i>	

SESSION 21 OVERVIEW: ANALOG TECHNIQUES:

A 0.3-to-1.2GHz Tunable 4th-Order Switched g_m-C Bandpass Filter with >55dB Ultimate Rejection and Out-of-Band IIP3 of +29dBm	358
<i>Milad Darvishi, Ronan Van der Zee, Eric Klumperink, Bram Nauta</i>	
A 0.55V 61dB-SNR 67dB-SFDR 7MHz 4th-Order Butterworth Filter Using Ring-Oscillator-Based Integrators in 90nm CMOS	360
<i>Brian Drost, Mrunmay Talegaonkar, Pavan Kumar Hanumolu</i>	
A 65nm CMOS 1-to-10GHz Tunable Continuous-Time Low-pass Filter for High-Data-Rate Communications	362
<i>Fawzi Houfaf, Mathieu Egot, Andreas Kaiser, Andreia Cathelin</i>	
A 0.0025mm² Bandgap Voltage Reference for 1.1V Supply in Standard 0.16μm CMOS	364
<i>Anne-Johan Annema, George Goksun</i>	
A 5.58nW 32.768kHz DLL-Assisted XO for Real-Time Clocks in Wireless Sensing Applications	366
<i>Dongmin Yoon, Dennis Sylvester, David Blaauw</i>	
A 0.016mm² 144μW Three-Stage Amplifier Capable of Driving 1-to-15nF Capacitive Load with >0.95MHz GBW	368
<i>Zushu Yan, Pui-In Mak, Man-Kay Law, Rui Martins</i>	
A 90V_{pp} 720MHz GBW Linear Power Amplifier for Ultrasound Imaging Transmitters in BCD6-SOI	370
<i>Dario Bianchi, Fabio Quaglia, Andrea Mazzanti, Francesco Svelto</i>	
On-Chip Gain Reconfigurable 1.2V 24μW Chopping Instrumentation Amplifier with Automatic Resistor Matching in 0.13μm CMOS	372
<i>Fridolin Michel, Michiel Steyaert</i>	
A Capacitively Coupled Chopper Instrumentation Amplifier with a \pm30V Common-Mode Range, 160dB CMRR and 5μV Offset	374
<i>Qinwen Fan, Johan Huijsing, Kofi Makinwa</i>	
A 60V Capacitive Gain 27nV/ Hz 137dB CMRR PGA with \pm10V Inputs	376
<i>Christian Birk, Gerard Mora-Puchalt</i>	

SESSION 22 OVERVIEW: IMAGE SENSORS:

An 83dB-Dynamic-Range Single-Exposure Global-Shutter CMOS Image Sensor with In-Pixel Dual Storage	380
<i>Masaki Sakakibara, Yusuke Oike, Takafumi Takatsuka, Akihiko Kato, Katsumi Honda, Tadayuki Taura, Takashi Machida, Jun Okuno</i>	
A Global-Shutter CMOS Image Sensor with Readout Speed of 1Tpixel/s Burst and 780Mpixel/s Continuous	382
<i>Yasuhisa Tochigi, Katsuhiko Hanzawa, Yuri Kato, Rihito Kuroda, Hideki Mutoh, Ryuta Hirose, Hideki Tominaga, Kenji Takubo</i>	
A 0.7e_{rms}-Temporal-Readout-Noise CMOS Image Sensor for Low-Light-Level Imaging	384
<i>Yue Chen, Yang Xu, Youngcheol Chae, Adri Mierop, Xinyang Wang</i>	
A 256\times256 CMOS Image Sensor with $\Lambda\Sigma$ -Based Single-Shot Compressed Sensing	386
<i>Yusuke Oike, Abbas El Gamal</i>	

A 33Mpixel 120fps CMOS Image Sensor Using 12b Column-Parallel Pipelined Cyclic ADCs	388
<i>Toshihisa Watabe, Kazuya Kitamura, Takehide Sawamoto, Tomohiko Kosugi, Tomoyuki Akahori, Tetsuya Iida, Keigo Isobe, Takashi Watanabe, Hiroshi Shimamoto, Hiroshi Ohtake</i>	
A 14b Extended Counting ADC Implemented in a 24MPixel APS-C CMOS Image Sensor	390
<i>Jae-hong Kim, Wun-ki Jung, Seung-hyun Lim, Yu-jin Park, Won-ho Choi, Yun-jung Kim, Chang-eun Kang, Ji-hun Shin, Kyo-jin Choo, Won-baek Lee, Jin-kyeong Heo, Byung-jo Kim</i>	
A 1.5Mpixel RGBZ CMOS Image Sensor for Simultaneous Color and Range Image Capture	392
<i>Wonjoo Kim, Wang Yibing, Iliia Ovsianikov, SeungHoon Lee, Yoondong Park, Chilhee Chung, Eric Fossum</i>	
A QVGA-Range Image Sensor Based on Buried-Channel Demodulator Pixels in 0.18μm CMOS with Extended Dynamic Range	394
<i>Lucio Pancheri, Nicola Massari, Matteo Perenzoni, Mattia Malfatti, David Stoppa</i>	
A 1920\times1080 3.65μm-Pixel 2D/3D Image Sensor with Split and Binning Pixel Structure in 0.11μm Standard CMOS	396
<i>Seong-Jin Kim, Byongmin Kang, James D. K. Kim, Keechang Lee, Chang-Yeong Kim, Kinam Kim</i>	

SESSION 23 OVERVIEW: ADVANCES IN HETEROGENEOUS INTEGRATION:

A 2.5D Integrated Voltage Regulator Using Coupled-Magnetic-Core Inductors on Silicon Interposer Delivering 10.8A/mm²	400
<i>Noah Sturcken, Eugene O'Sullivan, Naigang Wang, Philipp Herget, Bucknell Webb, Lubomyr Romankiw, Michele Petracca, Ryan Davies, Robert Fontana, Gary Decad, Ioannis Kymissis, Angel Peterchev, Luca Carloni, William Gallagher, Kenneth Shepard</i>	
A Modular 1mm³ Die-Stacked Sensing Platform with Optical Communication and Multi-Modal Energy Harvesting	402
<i>Yoonmyung Lee, Gyouho Kim, Suyoung Bang, Yejoong Kim, Inhee Lee, Prabal Dutta, Dennis Sylvester, David Blaauw</i>	
A DC-Isolated Gate Drive IC With Drive-by-Microwave Technology for Power Switching Devices	404
<i>Shuichi Nagai, Noboru Negoro, Takeshi Fukuda, Nobuyuki Otsuka, Hiroyuki Sakai, Tetsuzo Ueda, Tsuyoshi Tanaka, Daisuke Ueda</i>	
Nonvolatile 3D-FPGA With Monolithically Stacked RRAM-Based Configuration Memory	406
<i>Young Yang Liauw, Zhiping Zhang, Wanki Kim, Abbas El Gamal, S. Simon Wong</i>	

SESSION 24 OVERVIEW: 10GBASE-T AND OPTICAL FRONT ENDS:

A Sub-2W 10GBASE-T Analog Front-End in 40nm CMOS Process	410
<i>Tarun Gupta, Frank Yang, Dong Wang, Ali Tabatabaei, Ramesh Singh, Hesam Aslanzadeh, Alireza Khalili, Saurabh Vats, Susan Arno, Sean Campeau</i>	
A 16-Port FCC-Compliant 10GBASE-T Transmitter and Hybrid with 76dBc SFDR up to 400MHz Scalable to 48 Ports	412
<i>Friedel Gerfers, Ramin Farjad, Michael Brown, Ahmad Tavakoli, David Nguyen, Hiok-Tiaq Ng, Ramin Shirani</i>	
A 10Gb/s Burst-Mode Laser Diode Driver for Burstby-Burst Power Saving	414
<i>Hiroshi Koizumi, Minoru Togashi, Masafumi Nogawa, Yusuke Ohtomo</i>	
A 10Gb/s Burst-Mode TIA with On-Chip Reset/Lock CM Signaling Detection and Limiting Amplifier with a 75ns Settling Time	416
<i>Xin Yin, Jasmien Put, Jochen Verbrugge, Jan Gillis, Xing-Zhi Qiu, Johan Bauwelinck, Jan Vandewege, Heinz-Georg Krimmel, Mohand Achouche</i>	
25Gb/s 3.6pJ/b and 15Gb/s 1.37pJ/b VCSEL-Based Optical Links in 90nm CMOS	418
<i>Jonathan Proesel, Clint Schow, Alexander Rylyakov</i>	

SESSION 25 OVERVIEW: NON-VOLATILE MEMORY SOLUTIONS:

A 19nm 112.8mm² 64Gb Multi-Level Flash Memory with 400Mb/s/pin 1.8V Toggle Mode Interface	422
<i>N. Shibata, K. Kanda, T. Hisada, K. Isobe, M. Sato, Y. Shimizu, T. Shimizu, T. Sugimoto, T. Kobayashi, K. Inuzuka, N. Kanagawa, Y. Kajitani, T. Ogawa, J. Nakai, K. Iwasa, M. Kojima, T. Suzuki, Y. Suzuki, S. Sakai, T. Fujimura, Y. Utsunomiya, T. Hashimoto</i>	
Over-10^x -Extended-Lifetime 76%-Reduced-Error Solid-State Drives (SSDs) with Error-Prediction LDPC Architecture and Error-Recovery Scheme	424
<i>Shuhei Tanakamaru, Yuki Yanagihara, Ken Takeuchi</i>	
6.4Gb/s Multi-Threaded BCH Encoder and Decoder for Multi-Channel SSD Controllers	426
<i>Youngjoo Lee, Hoyoung Yoo, Injae Yoo, In-Cheol Park</i>	

Bitline-Capacitance-Cancelation Sensing Scheme with 11ns Read Latency and Maximum Read Throughput of 2.9GB/s in 65nm Embedded Flash for Automotive	428
<i>Mihail Jefremow, Thomas Kern, Ulrich Backhausen, Christian Peters, Christoph Parzinger, Christoph Roll</i>	
A 64Gb 533Mb/s DDR Interface MLC NAND Flash in Sub-20nm Technology	430
<i>Daeyeal Lee, Ik Joon Chang, Sang-Yong Yoon, Joonsuc Jang, Dong-Su Jang, Wook-Ghee Hahn, Jong-Yeol Park, Doo-Gon Kim, Chiweon Yoon, Bong-Soon Lim, Byung-Jun Min, Sung-Won Yun, Ji-Sang Lee, Kyung-Ryun Kim, Jeong-Yun Yun, Youse Kim, Yong-Sung Cho, Kyung-Min Kang, Sang-Hyun Joo, Jin-Young Chun</i>	
An 8Mb Multi-Layered Cross-Point ReRAM Macro with 443MB/s Write Throughput	432
<i>Akifumi Kawahara, Ryotaro Azuma, Yuuichirou Ikeda, Ken Kawai, Yoshikazu Katoh, Kouhei Tanabe, Toshihiro Nakamura, Yoshihiko Sumimoto, Naoki Yamada, Nobuyuki Nakai, Shoji Sakamoto, Yukio Hayakawa, Kiyotaka Tsuji, Shinichi Yoneda</i>	
A 0.5V 4Mb Logic-Process Compatible Embedded Resistive RAM (ReRAM) in 65nm CMOS Using Low- Voltage Current-Mode Sensing Scheme with 45ns Random Read Time	434
<i>Meng-Fan Chang, Che-Wei Wu, Chia-Cheng Kuo, Shin-Jang Shen, Ku-Feng Lin, Shu-Meng Yang, Ya-Chin King, Chorong-Jung Lin, Yu-Der Chih</i>	
128Gb 3b/Cell NAND Flash Memory in 19nm Technology with 18MB/s Write Rate and 400Mb/s Toggle Mode	436
<i>Yan Li, Seungpil Lee, Ken Oowada, Hao Nguyen, Qui Nguyen, Nima Mokhlesi, Cynthia Hsu, Jason Li, Venky Ramachandra, Teruhiko Kamei, Masaaki Higashitani, Tuan Pham, Mitsuaki Honma, Yoshihisa Watanabe, Kazumi Ino, Binh Le, Byungki Woo, Khin Htoo, Tai-Yuan Tseng, Long Pham, Frank Tsai, Kwang-ho Kim, Yi-Chieh Chen, Min She, Jong Yuh, Alex Chu, Chen Chen</i>	

SESSION 26 OVERVIEW: SHORT-RANGE WIRELESS TRANSCEIVERS:

A 1V 357Mb/s-Throughput TransferJet™ SoC with Embedded Transceiver and Digital Baseband in 90nm CMOS	440
<i>Masahisa Tamura, Fumitaka Kondo, Katsumi Watanabe, Yasunori Aoki, Yusuke Shinohe, Koki Uchino, Yuhei Hashimoto, Fumihiko Nishiyama, Hiroaki Miyachi, Ikuho Nagase, Itaru Uezono, Rie Hisamura, Itaru Maekawa</i>	
A 2Gb/s 150mW UWB Direct-Conversion Coherent Transceiver with IQ-Switching Carrier Recovery Scheme	442
<i>Takayuki Abe, Yuixiang Yuan, Hiroki Ishikuro, Tadahiro Kuroda</i>	
3-to-5GHz 4-Channel UWB Beamforming Transmitter with 1 Phase Resolution Through Calibrated Vernier Delay Line in 0.13µm CMOS	444
<i>Lei Wang, Yong Xin Guo, Yong Lian, Chun Huat Heng</i>	
An Interference-Aware 5.8GHz Wake-Up Radio for ETCS	446
<i>Jeongki Choi, Kanghyuk Lee, Seok-Oh Yun, Sang-Gug Lee, Jinho Ko</i>	
A 2.7nJ/b Multi-Standard 2.3/2.4GHz Polar Transmitter for Wireless Sensor Networks	448
<i>Yao-Hong Liu, Xiongchuan Huang, Maja Vidojkovic, Koji Imamura, Pieter Harpe, Guido Dolmans, Harmke De Groot</i>	
A Meter-Range UWB Transceiver Chipset for Around-the-Head Audio Streaming	450
<i>Xiaoyan Wang, Yikun Yu, Benjamin Busze, Hans Pflug, Alex Young, Xiongchuan Huang, Cui Zhou, Mario Konijnenburg, Kathleen Philips, Harmke De Groot</i>	
A 90nm CMOS 5Mb/s Crystal-Less RF Transceiver for RF-Powered WSN Nodes	452
<i>Giuseppe Papotto, Francesco Carrara, Alessandro Finocchiaro, Giuseppe Palmisano</i>	
A 915MHz 120µW-RX/900µW-TX Envelope-Detection Transceiver with 20dB In-Band Interference Tolerance	454
<i>Xiongchuan Huang, Ao Ba, Pieter Harpe, Guido Dolmans, Harmke De Groot, John Long</i>	

SESSION 27 OVERVIEW: DATA CONVERTER TECHNIQUES:

A 14b 3/6GHz Current-Steering RF DAC in 0.18µm CMOS with 66dB ACLR at 2.9GHz	458
<i>Gil Engel, Shawn Kuo, Steve Rose</i>	
Ring Amplifiers for Switched-Capacitor Circuits	460
<i>Benjamin Hershberg, Skyler Weaver, Kazuki Sobue, Seiji Takeuchi, Koichi Hamashita, Un-Ku Moon</i>	
A 5.37mW 10b 200MS/s Dual-Path Pipelined ADC	462
<i>Yun Chai, Jieh-Tsorng Wu</i>	
A 13b 315fs_{rms} 2mW 500MS/s 1MHz Bandwidth Highly Digital Time-to-Digital Converter Using Switched Ring Oscillators	464
<i>Amr Elshazly, Sachin Rao, Brian Young, Pavan Kumar Hanumolu</i>	
A 1.7mW 11b 250MS/s 2 Interleaved Fully Dynamic Pipelined SAR ADC in 40nm Digital CMOS	466
<i>Bob Verbruggen, Masao Iriguchi, Jan Craninckx</i>	

A 90MS/s 11MHz Bandwidth 62dB SNDR Noise-Shaping SAR ADC	468
<i>Jeffrey Fredenburg, Michael Flynn</i>	
A 70dB DR 10b 0-to-80MS/s Current-Integrating SAR ADC with Adaptive Dynamic Range	470
<i>Badr Malki, Takaya Yamamoto, Bob Verbruggen, Piet Wambacq, Jan Craninckx</i>	
A 7-to-10b 0-to-4MS/s Flexible SAR ADC with 6.5-to-16fJ/conversion-step	472
<i>Pieter Harpe, Yan Zhang, Guido Dolmans, Kathleen Philips, Harmke De Groot</i>	
A 31.3fJ/conversion-step 70.4dB SNDR 30MS/s 1.2V Two-Step Pipelined ADC in 0.13μm CMOS	474
<i>Ho-Young Lee, Bumha Lee, Un-Ku Moon</i>	

SESSION 28 OVERVIEW: ADAPTIVE AND LOW-POWER CIRCUITS:

A 4.5Tb/s 3.4Tb/s/W 64\times64 Switch Fabric with Self-Updating Least-Recently-Granted Priority and Quality-of-Service Arbitration in 45nm CMOS	478
<i>Sudhir Satpathy, Korey Sewell, Thomas Manville, Yen-Po Chen, Ronald Dreslinski, Dennis Sylvester, Trevor Mudge, David Blaauw</i>	
A 1.0TOPS/W 36-Core Neocortical Computing Processor with 2.3Tb/s Kautz NoC for Universal Visual Recognition	480
<i>Chuan-Yung Tsai, Yu-Ju Lee, Chun-Ting Chen, Liang-Gee Chen</i>	
Conditional Push-Pull Pulsed Latches with 726fJ ps Energy-Delay Product in 65nm CMOS	482
<i>Elio Consoli, Massimo Alioto, Gaetano Palumbo, Jan Rabaey</i>	
A 200mV 32b Subthreshold Processor with Adaptive Supply Voltage Control	484
<i>Sven Luetkemeier, Thorsten Jungeblut, Mario Porrmann, Ulrich Rueckert</i>	
13% Power Reduction in 16b Integer Unit in 40nm CMOS by Adaptive Power Supply Voltage Control with Parity-Based Error Prediction and Detection (PEPD) and Fully Integrated Digital LDO	486
<i>Koji Hirairi, Yasuyuki Okuma, Hiroshi Fuketa, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai</i>	
Bubble Razor: An Architecture-Independent Approach to Timing-Error Detection and Correction	488
<i>Matthew Fojtik, David Fick, Yejoong Kim, Nathaniel Pinckney, David Harris, David Blaauw, Dennis Sylvester</i>	
A 25MHz 7μW/MHz Ultra-Low-Voltage Microcontroller SoC in 65nm LP/GP CMOS for Low-Carbon Wireless Sensor Nodes	490
<i>David Bol, Julien De Vos, Cedric Hocquet, Francois Botman, Francois Durvaux, Sarah Boyd, Denis Flandre, Jean-Didier Legat</i>	
A 530mV 10-Lane SIMD Processor with Variation Resiliency in 45nm SOI	492
<i>Robert Pawlowski, Evgeni Krimer, Joseph Crop, Jacob Postman, Nariman Moezzi-Madani, Mattan Erez, Patrick Chiang</i>	

ISSCC 2012 – TUTORIALS:

Beamforming Techniques and RF Transceiver Design	498
<i>Eric Klumperink, Domine Leenaerts</i>	
Robust VLSI Circuit Design & Systems for Sustainable Society	500
<i>Ken Takeuchi, Jan Crols</i>	
10-40 Gb/s I/O Design for Data Communications	502
<i>Ken Chang, Tony Chan Carusone</i>	
Computational Imaging	504
<i>Makoto Ikeda, Albert Theuwissen</i>	
Bioelectronics for Sustainable Healthcare	506
<i>Chris Van Hoof, Wim Dehaene, Wentai Liu</i>	
Power/Performance Optimization of Many-Core Processor SoCs	508
<i>Stephen Kosonocky, Vladimir Stojanovic</i>	
Is RF Doomed to Digitization? What Shall RF Circuit Designers Do?	510
<i>R. Bogdan Staszewski, Jacques Rudell</i>	
Little-Known Features of Well-Known Creatures	511
<i>Un-ku Moon, Shanthy Pavan</i>	
What is the Next RF Frontier?	512
<i>Gangadhar Burra, Hossein Hashimi</i>	
Student Research Preview	513
<i>Andrea Baschiroto, Denis Daly</i>	
What's Next in Robots? ~Sensing, Processing, Networking Toward Human Brain and Body	514
<i>Kazutami Arimoto, Sam Kavusi, Kenneth Salisbury</i>	

Technologies that Could Change the World – You Decide!	515
<i>Jed Hurwitz, Jafar Savoj</i>	
Optical PCB Interconnects, Niche or Mainstream?	516
<i>Ichiro Fujimori, SeongHwan Cho, Joshua Friedrich</i>	
Vision for Future Television	517
<i>Atsuki Inoue, Masaitsu Nakajima</i>	

SHORT COURSE:

Low-Power Analog Signal Processing	518
<i>Willy Sansen</i>	

Author Index	519
---------------------------	-----

Committees	524
-------------------------	-----

2013 Call for Papers	527
-----------------------------------	-----

Conference Timetable	528
-----------------------------------	-----