

2012 13th International Conference on Ultimate Integration on Silicon

(ULIS 2012)

**Grenoble, France
6 – 7 March 2012**



**IEEE Catalog Number: CFP1249D-PRT
ISBN: 978-1-4673-0191-6**

ULIS CONFERENCE PROGRAM

Tuesday 6th of March

Invited paper by Pr Shinichi Takagi, Tokyo University
“High Mobility CMOS Technologies using III-V/Ge Channels on Si platform” 1
Chair: S. Deleonibus, CEA-LETI

SESSION 1 : Channel and gate stack engineering

Chairs: G. Doornbos, TSMC, T. Ernst, CEA-LETI

- Mobility and Strain Effects for <100> and <110> oriented Silicon and SiGe Transistor Channels** 5
S. Flachowsky¹, T. Herrmann¹, J. Höntsche¹, R. Illgen¹, Shiang Yang Ong¹, M. Wiatr¹, T. Baldau¹, W. Klix², R. Stenzel²
1) GLOBALFOUNDRIES Dresden Module One LLC & Co. KG, Wilschdorfer Landstraße 101, 01109 Dresden, Germany
2) Department of Electrical Engineering, University of Applied Sciences Dresden, Friedrich-List-Platz 1, 01069 Dresden, Germany
- On the Understanding of the Effects of High Pressure Deuterium and Hydrogen Final Anneal** 9
C. Diouf^{1, 2}, A. Cros¹, S. Renard¹, X. Federspiel¹, M. Rafik¹, A. Bianchi¹, J. Rosa¹, G. Ghibaudo²
1) STMICROELECTRONICS, 850 rue Jean Monnet, BP 16, 38926, Crolles, France
2) IMEP-LAHC, MINATEC/INPG, BP 257, 38016 Grenoble, France
- In depth analysis of dopant effect on high-K metal gate effective work function** 13
C.Leroux¹, S.Baudot^{1,2}, M.Charbonnier¹, A.Van Deer Geest¹, P.Caubet², A.Toffoli¹, Ph.Blaise¹, G.Ghibaudo³, F.Martin¹, G.Reimbold¹
1) CEA, LETI, MINATEC Campus, 17 rue des Martyrs, F-38054 Grenoble Cedex 9, France.
2) ST-Microelectronics, 850, rue Jean Monnet, 38926, Crolles cedex, France.
3) IMEP, MINATEC 3, parvis Louis Néel, BP 257, 38016, Grenoble cedex, France.

SESSION 2 : Graphene and III-V MOSFETs

Chairs: M Lemme, KTH, C. Fiegna, ARCES-DEIS

- Graphene-Based Embedded-Oxide-Trap Memory (gEOTM) for Flexible Electronics Application** 17
S.M. Kim¹, S. Lee^{1,2}, E. B. Song¹, S. Seo³, D. H. Seo⁴ and K. L. Wang¹
1) Department of Electrical Engineering, University of California, 420 Westwood Plaza, Los Angeles, CA 90095 USA
2) Quantum-functional Semiconductor Research Center, Dongguk University – Seoul, Seoul 100-715, Korea
3) Department of Physics, Sejong University, 98 Gunja-Dong, Gwangjin-Gu, Seoul, 143-747, Korea
4) SAIT, Samsung Electronics Co. Ltd. San 24, Giheung-Gu, Yongin-City, Gyeonggi-Do, 446-711, Korea
- Strain Engineering in Suspended Graphene Devices for Pressure Sensor Applications** 21
A.D. Smith, S. Vaziri, A. Delin, M. Östling, M.C. Lemme
KTH Royal Institute of Technology, Integrated Devices and Circuits, Stockholm, Sweden
- Origins of the Short Channel Effects Increase in III-V nMOSFET Technologies** 25
T. Dutta¹, Q. Raffay¹, R. Clerc¹, J. Lacord², S. Monfray², G. Pananakakis¹, F. Boeuf² and G. Ghibaudo¹
1) IMEP-LAHC, MINATEC Campus, 3 parvis Louis Neel, 38016 Grenoble, France
2) STMicroelectronics, 850, rue J. Monnet, BP. 16, 38921 Crolles, France.
- Study of Interface and Oxide Defects in High-k/In_{0.53}Ga_{0.47}As n-MOSFETs** 29
V. Djara¹, Student Member, IEEE, K. Cherkaoui¹, M. Schmidt¹, Y. Y. Gomeniuk², É. O'Connor¹, I. M. Povey¹, D. O'Connell¹, S. Monaghan¹, M. E. Pemble¹ and P. K. Hurley¹
1) Tyndall National Institute, University College Cork, Cork, Ireland
2) Lashkaryov Institute of Semiconductor Physics, National Academy of Sciences of Ukraine, Kiev, Ukraine

Invited paper by Dr. Wilfried Haensch, IBM 33
“High Performance computing beyond 14nm node”
M. Haond, ST Microelectronics

SESSION 3 : Silicon nanowires

Chairs: F. Balestra, IMEP, N. Collaert, IMEC, S. Roy, University of Glasgow

Scaling of High-κ/Metal-Gate Trigate SOI Nanowire Transistors down to 10nm width	37
R. Coquand ^{1,2,3} , S. Barraud ¹ , M. Cassé ¹ , P. Leroux ^{1,4} , C. Vizioz ¹ , C. Comboroure ² , P. Perreau ¹ , E. Ernst ¹ , M.-P. Samson ² , V. Maffini-Alvaro ¹ , C. Tabone ¹ , S. Barnola ¹ , D. Munteanu ⁴ , G.Ghibaud ³ , S. Monfray ² , F. Boeuf ² , T. Poiroux ¹	
1)CEA-LETI, MINATEC, 17 avenue des Martyrs 38054 Grenoble Cedex 9, France	
2) STMicroelectronics, 850 rue J. Monnet, 38926 Crolles Cedex, France	
3) IMEP-LAHC, 3 parvis Louis Néel, BP257, 38016 Grenoble Cedex 1, France	
4) IM2NP - UMR CNRS 4262, Bât. IRPHE, 49, rue Joliot Curie, BP 146, 13384 Marseille Cedex 13, France	
Mechanisms of High Hole Mobility in (100) Nanowire pMOSFETs with Width of Less Than 10nm	41
H. Nomura, Ryota Suzuki, T. Kutsuki, T. Saraya, and T. Hiramoto Institute of Industrial Science, University of Tokyo, 4-6-1, Komaba, Meguro, Tokyo, 153-8505, Japan	
Nanowire and Planar UTB SOI Schottky Barrier MOSFETs with Dopant Segregation	45
L. Knoll ¹ , A. Schäfer ¹ , S. Trellenkamp ¹ , K.K. Bourdelle ² , Q.T. Zhao ¹ and S. Mantl ¹	
1) Peter-Grünberg-Institut (PGI 9-IT) and JARA-FIT Forschungszentrum Jülich, Germany	
2) SOITEC, Parc Technologique des Fontaines, 38190 Bernin, France.	
Oriental and strain dependence of the mobility in silicon nanowires	49
Y. M. Niquet ¹ , C. Delerue ² and D. Rideau ³	
1) L Sim, SP2M, UMR-E CEA/UJF-Grenoble 1, INAC, Grenoble, France	
2) IEMN - Dept. ISEN, Lille, France	
3) STMicroelectronics, Crolles, France	
Strained Silicon Nanowire Array MOSFETs with High-κ/Metal Gate Stack	53
S. Richter ¹ , S. Trellenkamp ¹ , M. Schmidt ¹ , A. Schäfer ¹ , K. K. Bourdelle ² , Q. T. Zhao ¹ , S. Mantl ¹	
1) Peter-Grünberg-Institut (PGI 9-IT), JARA-FIT, Forschungszentrum Jülich, 52425 Jülich, Germany	
2) SOITEC, Parc Technologique des Fontaines, 38190 Bernin, France	

POSTER SESSION

Transport behaviors of graphene 2D field-effect transistors on boron nitride substrate	57
A. Alarcón, V. Hung Nguyen, J. Saint-Martin, A. Bournel and P. Dollfus Université Paris Sud	
Comparison between low and high read bias in FB-RAM on UTBOX FDSOI devices	61
L. Mendez Almeida, M. Aoulaiche, K. R. A. Sasaki, T. Nicoletti, M. G. C. de Andrade, N. Collaert, E. Simoen, C. Claeys, J. A. Martino and M. Jurczak University of São Paulo imec KULeuven	
Energy Capability of LDMOS as a Function of Ambient Temperature	65
A. Basavalingappa, Anumeha, Gene Sheu Asia University, Taiwan	
Low-Frequency Noise Behaviour of Bulk and DTMOS Triple-Gate Devices under 60 MeV Proton Irradiation	69
M-G. Caño de Andrade, J.-A. Martino, M. Aoulaiche, N. Collaert, E. Simoen and C. Claeys University of Sao Paulo imec E. E. Dept., KU Leuven	
Temperature Dependence of Compact Analytical Modeling of Gate Tunneling Current in Double Gate MOSFETs	73
G. Darbandy ¹ , I. Garduño ² , A. Cerdeira ² and B. Iñiguez ¹	
1) Departament d'Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Spain	
2) Department of Electrical Engineering, Section of Solid-State Electronics, CINVESTAV-IPN, Mexico D.F., Mexico	
Single Electron CMOS-Like One Bit Full Adder	77
D. Griveau ¹ , S. Ecoffey ¹ , R. M. Parekh ¹ , M. A. Bounouar ^{1,2} , F. Calmon ² , J. Beauvais ¹ , D. Drouin ¹	
(1) 3IT, Université de Sherbrooke, Sherbrooke, QC, Canada;	
(2) Lyon Institute of Nanotechnology, University of Lyon, INSA-Lyon, F-69621 Villeurbanne Cedex, France	
2D Analytical Potential Modeling of Junctionless DG MOSFETs in Subthreshold Region Including Proposal for Calculating the Threshold Voltage	81
T. Holtij, Mike Schwarz, A. Kloes and B. Iniguez Technische Hochschule Mittelhessen Uni. Rovira I Virgili	
Experimental Investigation on Direction Dependence of Si (100) and Si (110) Hole Mobility in Ultra-Thin Body pFETs	85
T. Kutsuki, K. Shimizu, H. Nomura, T. Saraya, and T. Hiramoto University of Tokyo	
Charge Granularity in Single Electron Transistors with Polysilicon Gates	89
D. Kotekar-Patil, S. Jauerneck, M. Ruoff, D. Wharam, D. Kern, X. Jehl, R. Wacquez, M. Sanquer Institute for Applied Physics, University of Tübingen, Germany SPSMS, UMR-E CEA/UJF-Grenoble 1, INAC, and CEA/LETI-MINATEC Grenoble F-38054, France	

Theory of graphene-field effect transistors	93
D. Jiménez and O. Moldovan Departament d'Enginyeria Electrònica; Escola d'Enginyeria; U	
Impact of bulk defects in Hydrogenated amorphous Si layers on performance of high efficiency HeteroJunctions Solar Cells assessed by 2D modelling	97
R. Lachaume ¹ , J. Coignus ² , X. Garros ¹ , P. Scheiblin ¹ , D. Muñoz ² and G. Reibold ¹ 1) CEA, LETI, MINATEC Campus, 17 rue des Martyrs, F-38054 GRENOBLE Cedex 9 2) CEA, INES RDI, 50 avenue du Lac Léman - Savoie Technolac - BP332, F-73377 Le-Bourget-du-Lac	
Quantum Point Contact model of filamentary conduction in resistive switching memories	101
X. Lian, S. Long, C. Cagli, J. Buckley, E. Miranda, M. Liu, J. Suñé 1)Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Spain 2)CEA-LETI, MINATEC, Grenoble, France 3)Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China.	
In situ SiOx interfacial layer formation for scaled ALD high-k/metal gate stacks	105
E. Dentoni Litta, P.-E. Hellström, C. Henkel, M. Östling KTH Royal Institute of Technology, School of ICT, Sweden	
On Extraction of Self-Heating Features in UTBB SOI MOSFETs	109
S. Makovejev, S. Olsen, F. Andrieu, T. Poiroux, O. Faynot, D. Flandre, J.-P. Raskin, V. Kilchytska Newcastle University CEA-LETI, MINATEC, Grenoble, France Université catholique de Louvain	
Device Scaling Model for Bulk FinFETs	113
A. Medury, K. Mercha, R. Ritzenthaler, A. De Keersgieter, T. Chiarella, N. Collaert, N. Bhat and K.N Bhat CENSE, IISc, Bangalore, India. IMEC, Leuven, Belgium	
Very large piezoresistance in Si_{1-x}Ge_x alloys	117
F. Murphy-Armando and S. Fahy Tyndall National Institute, University College Cork	
The Impact of Gate Length Scaling on UTBOX FDSOI Devices: the Digital/Analog Performance of Extension-less Structures	121
T. Nicoletti S. Santos L. Almeida J. A. Martino M. Aoulaiche A. Veloso M. Jurczak E. Simoen C. Claeys LSI/PSI/EPUSP - University of Sao Paulo imec E.E. Dept., KU Leuven	
Intrinsic Gate Delay and Energy-Delay Product in Junctionless Nanowire Transistors	125
P. Razavi, I. Ferain, S. Das, R. Yu, N. D. Akhavan, J.-P. Colinge Tyndall National Institute, University College Cork	
Realization of both a single electron transistor and a field effect transistor with an overlapped FDSOI MOSFET geometry	129
B. Roche, B. Voisin, R. Wacquez, M. Sanquer, M. Vinet, V. Deshpande, B. Previtali CEA, INAC, SPSMS, 17 rue des Martyrs, F-38054 GRENOBLE Cedex 9 CEA, LETI, MINATEC Campus, 17 rue des Martyrs, F-38054 GRENOBLE Cedex 9	
Explicit Model for Tunneling and Thermionic Current in Schottky Barrier Double-Gate MOSFETs	133
M. Schwarz (1,2), T. Holtij (1,2), A. Kloes (1), and B. Iñíguez (2) 1) THM, Giessen, Germany 2) URV, Tarragona, Spain	
Accurate Modeling of SOI Multi-Gate FETs and Their Transient Response to Radiation	137
M. Turowski ¹ , A. Raman ¹ , and W. Xiong ² 1) CFD Research Corporation (CFDRC), USA; 2) SEMATECH, USA	
TAMTAMS: a flexible and open tool for UDSM process-to-system design space exploration	141
M. Vacca, M. Graziano, D. Demarchi and G. Piccinini Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy	
Top-down Process of Germanium Nanowires using EBL Exposure of Hydrogen Silsesquioxane Resist	145
R. Yu*, S. Das, R. Hobbs, Y. Georgiev, I. Ferain, P. Razavi, N. Dehdashti Akhavan, C. A. Colinge and J.-P. Colinge Tyndall National Institute	

SESSION 4 : Disruptive and More than Moore devices

Chairs: L. Selmi, University of Udine , S. Mantl, Juelich

Efficient DC and AC simulation of nanoelectrode-nanoparticle interactions in capacitive biosensors 149

F. Pittino¹, F. Widdershoven², L. Selmi¹
 1) DIEGM, Università degli Studi di Udine, Udine, Italy, fedepittino@gmail.com
 2) NXP Semiconductors, Leuven, Belgium

Numerical Simulation and Modeling of Thermal Transient in Silicon Power Devices 153

P. Magnone¹, C. Fiegna¹, G. Greco², G. Bazzano², S. Rinaudo², E. Sangiorgi¹
 1) ARCES, University of Bologna and IUNET, I-47521 Cesena (FC), Italy
 2) STMicroelectronics, I-95121 Catania, Italy

On the Use of Nanoelectronic Logic Cells Based on Metallic Single Electron Transistors 157

M. A. Bounouar^{1,2}, A. Beaumont², F. Calmon², D. Drouin¹
 1) 3IT-CRN2, Dept. of Electrical and Computer Engineering, University of Sherbrooke, Sherbrooke, QC, Canada
 2) Lyon Institute of Nanotechnology, University of Lyon, INSA-Lyon, F-69621 Villeurbanne Cedex, France

Characteristics Control of Single Electron Transistor with Floating Gate by Charge Pump Circuit 161

M. Nozue, R. Suzuki, H. Nomura, T. Saraya, and T. Hiramoto
 Institute of Industrial Science, University of Tokyo, 4-6-1, Komaba, Meguro-ku, Tokyo, 153-8505, Japan

SESSION 5 : Advanced FDSOI CMOS

Chairs: G. Ghibaudo, IMEP, J. Hoentschel, Global Foundries

Impact of local back biasing on performance in hybrid FDSOI/Bulk high-k/Metal gate Low Power (LP) technology 165

C.Fenouillet-Beranger^{2,1}, P. Perreau^{2,1}, T. Benoist^{1,2,3}, C. Richier¹, S. Haendler¹, J. Pradelle², J. Bustos², P. Brun^{2,1}, L. Tosti², O. Weber², F. Andrieu², B. Orlando¹, D. Pellissier-Tanon¹, F. Abbate¹, C. Richard¹, R. Beneyton¹, M. Gregoire¹, J. Ducote¹, P. Gouraud¹, A. Margain¹, C. Borowiak¹, R. Bianchini¹, N. Planes¹, E. Gourvest¹, K.K. Bourdelle⁴, B.Y. Nguyen⁴, T. Poiroux², T.Skotnicki¹, O. Faynot², F. Boeuf¹
 1) STMicroelectronics, 850, rue J.Monnet, BP. 16, 38921 Crolles, France.
 2) CEA-LETI MINATEC, 17 rue des Martyrs, 38054 Grenoble, Cedex 9, France
 3) IMEP, MINATEC 3 Parvis Louis Neel, 38016 Grenoble, Cedex 1, France,
 4) SOITEC, Parc Technologique des Fontaines, Bernin, 38926 Crolles, France

FDSOI devices: a solution to achieve low junction leakage with low temperature processes ($\leq 650^{\circ}\text{C}$) 169

B. Sklénard^{1,2,3}, C. Xu², P. Batude², B. Previtali², C. Tabone², Q. Rafhay³, B. Colombeau⁵, F.-A. Khaja5, I. Martin-Bragado⁴, J. Berthoz², F. Allain², A. Toffoli², R. Kies², M.-A. Jaud², P. Rivallin², S. Cristoloveanu³, C. Tavernier¹, O. Faynot², T. Poiroux²
 1) STMicroelectronics, 850 rue Jean Monnet, F-38926 Crolles
 2) CEA, LETI, MINATEC Campus, 17 rue des Martyrs, F-38054 Grenoble Cedex 9
 3) IMEP-LAHC, 3 parvis Louis Néel, F-38016 Grenoble
 4) IMDEA Materials Institute, Calle Profesor Aranguren s/n., 28040 Madrid, Spain
 5) Varian Semiconductor Equipment Associates, 35 Dory Road, Gloucester, MA 01930, USA

Comparison between <100> and <110> oriented channels in highly strained FDSOI nMOSFETs 173

S. Morvan¹, F. Andrieu¹, M. Cassé¹, P. Nguyen³, O. Weber¹, P. Perreau¹, C. Tabone¹, F. Allain¹, A. Toffoli¹, G. Ghibaudo² and T. Poiroux¹
 1) CEA-LETI, MINATEC campus, 38054 Grenoble Cedex 9, France
 2) IMEP-LAHC, MINATEC, INP Grenoble, BP 257, 38016 Grenoble, France
 3) SOITEC, Parc Technologique des Fontaines, 38190 Bernin, France

Impact of substrate orientation on Ultra Thin BOX Fully Depleted SOI electrical performances 177

I. Ben Akkez^{1,3}, C.Fenouillet-Beranger^{2,1}, A. Cros¹, P. Perreau^{2,1}, S.Haendler¹, O. Weber², F.Andrieu², D. Pellissier-Tanon¹, F. Abbate¹, C. Richard¹, R. Beneyton¹, P. Gouraud¹, A. Margain¹, C. Borowiak¹, E. Gourvest¹, K.K. Bourdelle⁴, B.Y. Nguyen⁴, T. Poiroux², T.Skotnicki¹, O. Faynot², F. Balestra³, G. Ghibaudo³, F. Boeuf¹.
 1) STMicroelectronics, 850, rue J.Monnet, BP. 16, 38921 Crolles, France.
 2) CEA-LETI MINATEC, 17 rue des Martyrs, 38054 Grenoble, Cedex 9, France ;
 3) IMEP-LAHC, MINATEC 3 Parvis Louis Néel, 38016 Grenoble, Cedex 1, France,
 4) SOITEC, Parc Technologique des Fontaines, Bernin, 38926 Crolles, France

Invited paper by Pr Yusuf Leblebici, EPFL

181

"Nanometer-scale system design challenges: bridging the gap from devices to architectures."

SESSION 6 : Tunnel FET

Chairs: S. Monfray, ST Microelectronics, Q. Rafhay, IMEP

Investigation of localized versus uniform strain as a performance booster in InAs Tunnel-FETs 183**Tunnel-FETs**F. Conzatti¹, M.G. Pala², D. Esseni¹, E. Bano²

1) DIEGM, Via delle Scienze 208, 33100 Udine, Italy

2) IMEP-LAHC, Grenoble INP, MINATEC, 3 Parvis Louis Néel, 38016 Grenoble, France

Multi-Subband Semi-classical Simulation of n-type Tunnel-FETs 187

A. Revelant, P. Palestri and L. Selmi

DIEGM, University of Udine- IU.NET, Via delle Scienze 208, 33100, Udine, Italy,

Si/SiGe Hetero-Structure Tunneling Field Effect Transistors with In-Situ Doped SiGe SourceM. Schmidt¹, L. Knoll¹, S. Richter¹, A. Schäfer¹, J.-M. Hartmann², Q. T. Zhao¹, S. Manti¹

1) Peter Grünberg Institute 9 (PGI 9-IT), JARA-FIT, Forschungszentrum Jülich, 52425 Jülich, Germany

2) CEA-LETI, MINATEC Campus, 17 rue des Martyrs, 38054 Grenoble, France

191

SESSION 7 : Advanced memory concepts and models

Chairs: J. Sune, UA Barcelona

Downscaling Ferroelectric Field Effect Transistors by using ferroelectric Si-doped HfO₂ 195D. Martin¹, E. Yurchuk¹, S. Müller¹, J. Müller², J. Paul², J. Sundquist², S. Slesazek¹, T. Schloesser³, R. van Bentum³, M. Trentzsch³, U. Schroeder¹, and T. Mikojačick^{1,4}

1) Namlab gGmbH, 01187 Dresden, Germany

2) Fraunhofer Center Nanoelectronic Technologies(CNT), 01099 Dresden, Germany

3) GLOBALFOUNDRIES Dresden Module One LLC & Co. KG, 01109 Dresden, Germany

4) Chair of Nanoelectronic Materials, Technische Universität Dresden, 01062 Dresden, Germany

Compact (Wg/Lg=80/85nm) FDSOI 1T-DRAM programmed by Meta Stable Dip 199

K. Romanjek, F. Andrieu, J. Cluzel, L. Brevard, P. Perreau, C. Tabone, G. Guegan and T. Poiroux

CEA-Leti, MINATEC Campus, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France

Surface potential compact model for embedded flash devices oriented to IC memory design 203D. Garetto^{1,2}, D. Rideau², F. Gilbert², A. Schmid², H. Jaouen², and Y. Leblebici²

1) IBM Systems and Technology Group - 850, rue Jean Monnet, Crolles, France -

2) Ecole Polytechnique Fédérale de Lausanne - Lausanne, Switzerland