

2012 VIII Southern Conference on Programmable Logic

(SPL 2012)

Bento Gonçalves, Spain
20 – 23 March 2012



IEEE Catalog Number: CFP1221B-PRT
ISBN: 978-1-4673-0184-8



TABLE OF CONTENTS

SoC - MPSoC - NoC

- An Open-Source Framework for Heterogeneous MPSoC Generation**%
Eduardo Wächter, Carlo Lucas, Everton Carara and Fernando Moraes

- A Co-Design Methodology for Processor-Centric Embedded Systems with Hardware + Acceleration Using FPGA**+
Sol Pedre, Tomas Krajnik, Elias Todorovich and Patricia Borensztein

- HardNoC: A Platform to Validate Networks on Chip through FPGA Prototyping**%
Guilherme Heck, Ricardo Guazzelli, Rafael Soares, Fernando Moraes and Ney Calazans

- Memory Bandwidth Reduction in Video Coding Systems Through Context Adaptive &% Lossless Reference Frame Compression**&%
Dieison Silveira, Gustavo Sanchez, Mateus Grellert, Vinicius Possani and Luciano Agostini

Image and Video Processing

- Real Time QHDTV Motion Estimation Architecture Design for DMPDS Algorithm**&+
Gustavo Freitas Sanchez, Marcelo Porto, Sergio Bampi and Luciano Agostini

- Hardware-Based Computation of the Roughness Index for Infrared Imagers**+
Rodolfo Redlich, Gonzalo Carvajal, Miguel Figueroa and Juan Pablo Moreno

- A High Performance and Low Memory Bandwidth Architecture for Motion Estimation - Targeting High Definition Digital Videos** -
Alba Sandyra Bezerra Lopes, Ivan Saraiva Silva and Luciano Volcan Agostini

- Memory Efficient FPGA Implementation of Motion and Disparity Estimation for the () Multiview Video Coding**()
Felipe Sampaio, Bruno Zatt, Sergio Bampi and Luciano Agostini

Digital Signal Processing 1

- A Fast Interpolative Wordlength Optimization Method for DSP Systems**)%
Enrique Sedano, Juan A. López and Carlos Carreras

- Low Cost and High Throughput Multiplierless Design of a 16 Point 1-D DCT of the + New HEVC Video Coding Standard**+
Ricardo Jeske, José Cláudio De Souza Jr., Gustavo Wrege, Ruhan Conceição, Mateus Da Silva, Júlio Mattos and Luciano Agostini

- An MPEG-4 AAC Decoder FPGA Implementation for the Brazilian Digital Television***
Adriano Renner and Altamiro Susin

- Very High Throughput FPGA Design for Vertical Rotational Transform of HEVC - Emergent Video Coding Standard***-

The Impact of Operating System Adoption in an Embedded Project: a Case Study •••+•(
Ricardo Jasinski, Maiko Moroz and Volnei Pedroni

Integration of IPs into the M8051 Microcontroller •••, %
Thiago Mussolini, Tales Pimenta, Robson Moreno, Paulo Crepaldi and Leonardo Zoccal

Revisiting Atari 2600 on an FPGA •••, +
Guilherme Flach, Calebe Conceição, Marcelo Johann and Ricardo Reis

Real-Time Scheduling Coprocessor for NIOS II Processor •••••
Martín Varela, Ricardo Cayssials, Edgardo Ferro and Eduardo Boemo

Memory-Mapped I/O Over Dual Port BRAM on FPGA ••••-
Rodrigo Melo, David Caruso and Salvador Tropea

FPGA Design of H.264/AVC Intra-Frame Prediction Architecture for High Resolution Video Encoding •••%\$)
Cláudio Diniz, Altamiro Susin and Sergio Bampi

FPGA Based Hardware Architecture for Motion Vector Predicton in H.264/AVC Encoders Targeting HD1080p Resolution •••%/%%
Daniel Palomino, Felipe Sampaio, Sergio Bampi, Altamiro Susin and Luciano Agostini

Towards a Video Processing Architecture for SBTVD •••%+
Marcelo Negreiros, Altamiro Susin, Aleksandro Bonatto, Andre Borin and Henrique Klein

Optimized 16x16 Discrete Cosine Transform Architecture for Homogeneity-Based H.264/AVC Intra Mode Decision •••%&
Renato Souza, Roger Porto, Leomar Da Rosa Jr. and Luciano Agostini

FPGA Implementation of Robust Asynchronous Wrappers for Globally-Asynchronous Locally-Synchronous Systems (GALS) •••%&-
Duarte L. Oliveira, Lester De Abreu Faria and Eduardo Lussari

A High Throughput Configurable FFT Processor for WLAN and WiMax Protocols •••%)
Renan Oliveira Netto and Jose Luis Guntzel

HW/SW FPGA Design for Active Control of Flexible Structures •••% \$
Leonardo Bandeira Soares, Marco Terres, Sebastião Gomes, Vitor Gervini and Wagner Rosa

An Efficient Packing Algorithm Based on Constraint Satisfaction Problem Technique •••% *
Meng Yang and Jiarong Tong

Background Subtraction Algorithm for Moving Object Detection in FPGA •••% %
Camilo Sánchez-Ferreira, Jones Yudi Mori and Carlos Humberto Llanos

Image Convolution Processing: a GPU versus FPGA Comparison •••%) +
Lucas Russo, Emerson Pedrino, Edilson Kato and Valentin Roda

FPGA Implementation of Hardware Countermeasures •••%*
Raúl Jiménez-Naharro, Guillermo Feria-Revilla, Manuel Sánchez-Raya, Juan-Antonio Gomez-Galan and Fernando Gómez-Bravo

Applying in Education an FPGA-Based Methodology to Emulate ASIC Soft Cores and Test ICs*Cezar Rodolfo Wedig Reinbrecht, Julio Leao Da Silva Jr and Eric Ericson Fabris***Historic Behavior of the Electronic Technology: the Wave of Makimoto and Moore's Law in the Transistor's Age***Pablo A. Salvadeo, Angel C. Veca and Rafael Castro Lopez***Adapting a Low Complexity Datapath to MIPS-1***Leonardo Casillo and Ivan Saraiva***A Basic Processor for Teaching Digital Circuits and Systems Design with FPGA***Maicon Pereira, Paulo Vieira, André Raabe and Cesar Zeferino*

Criptography and Security

FPGA Implementation of the Parity Check Node for Min-Sum LDPC Decoders*Fernando Gutierrez, Graciela Corral-Briones and Damián Morero***Design of an 8192-Bit RSA Cryptoprocessor Based on Systolic Architecture***Claudia Patricia Renteria Mejia, Vladimir Trujillo and Jaime Velasco-Medina***Secure Configuration Schemes for FPGA-based Systems with Simple Key Management***Abdelghani Errandani, Abderrahim Doumar and Eric Châtelet*

Arithmetic Circuits

Generic Construction of Monitors for Floating Point Unit Designs*Oscar Goñi, Oswaldo Cadenas and Elías Todorovich***FPGA Implementation of Large-scale Matrix Inversion Using Single, Double and Custom Floating-Point Precision***Janier Arias-Garcia, Carlos Humberto Llanos, Mauricio Ayala-Rincon and Ricardo Jacobi***B-Spline Generation in FPGA***Luiz Marcelo Chiesse Da Silva and Maria Stela Veludo De Paiva***Implementation of a Fully Pipelined BCD Multiplier in FPGA***Carlos Minchola*

FPGA Technology

Clock Gating and Clock Enable for FPGA Power Reduction*Juan Oliver, Juan Curto, Diego Bouvier, Manuela Ramos and Eduardo Boemo***WL-Emap: Wirelength Prediction Based Technology Mapping for FPGAs***Rodrigo Savage, Senthilkumar Rajavel and Ali Akoglu***A Novel Application of FPGA-Based Partial Dynamic Reconfiguration System with CBSC***Chenguang Guo*

Technical Sponsorship



Financial Support



Supported By



Organized By

