

# **2012 IEEE 20th Annual International Symposium on Field-Programmable Custom Computing Machines**

## **(FCCM 2012)**

**Toronto, Ontario, Canada  
29 April – 1 May 2012**

**Editors:**

**Satnam Singh  
Paul Chow**



**IEEE Catalog Number: CFP12054-PRT  
ISBN: 978-1-4673-1605-7**

# **2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines**

## **FCCM 2012**

### **Table of Contents**

<b>A Message from the General Chair and Program Chair.....</b>	<b>ix</b>
<b>Organizing Committee.....</b>	<b>xi</b>
<b>Program Committee.....</b>	<b>xii</b>
<b>Additional Reviewers.....</b>	<b>xiv</b>
<b>Workshop Description.....</b>	<b>xv</b>
<b>Sponsors.....</b>	<b>xvii</b>

---

#### **Session 1: Architecture - Chair: Miriam Lesser, Northeastern University, USA**

A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory .....	1
<i>Oriol Arcas, Philipp Kirchhofer, Nehir Sönmez, Martin Schindewolf, Osman S. Unsal, Wolfgang Karl, and Adrián Cristal</i>	
Towards a Universal FPGA Matrix-Vector Multiplication Architecture .....	9
<i>Srinidhi Kestur, John D. Davis, and Eric S. Chung</i>	
Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems .....	17
<i>Jongsok Choi, Kevin Nam, Andrew Canis, Jason Anderson, Stephen Brown, and Tomasz Czajkowski</i>	
Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers .....	25
<i>Manish Kumar Jaiswal and Ray C.C. Cheung</i>	
Multi-Resolution Real-Time Dense Stereo Vision Processing in FPGA .....	29
<i>Eduardo Gudis, Gooitzen van der Wal, Sujit Kuthirummal, and Sek Chai</i>	
A Mixed Precision Methodology for Mathematical Optimisation .....	33
<i>Gary C.T. Chow, Wayne Luk, and Philip H.W. Leong</i>	

**Session 2: Reconfiguration - Chair: Brad Hutchings, Brigham Young University, USA**

Go Ahead: A Partial Reconfiguration Framework .....	37
<i>Christian Beckhoff, Dirk Koch, and Jim Torresen</i>	
On-the-fly Composition of FPGA-Based SQL Query Accelerators Using a Partially Reconfigurable Module Library .....	45
<i>Christopher Dennl, Daniel Ziener, and Jürgen Teich</i>	
Fixed Point Lanczos: Sustaining TFLOP-equivalent Performance in FPGAs for Scientific Computing .....	53
<i>Juan L. Jerez, George A. Constantinides, and Eric C. Kerrigan</i>	
Formic: Cost-efficient and Scalable Prototyping of Manycore Architectures .....	61
<i>Spyros Lyberis, George Kalokerinos, Michalis Lygerakis, Vassilis Papaefstathiou, Dimitris Tsaliagkos, Manolis Katevenis, Dionisis Pnevmatikatos, and Dimitris Nikolopoulos</i>	
Fast Multi-Objective Algorithmic Design Co-Exploration for FPGA-based Accelerators .....	65
<i>Kumud Nepal, Onur Ulusel, R. Iris Bahar, and Sherief Reda</i>	

**Session 3: Applications 1 - Chair: Eric Chung, Microsoft Research, USA**

FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP .....	69
<i>Xiaolin Chen, Andreas Minwegen, Yahia Hassan, David Kammler, Shuai Li, Torsten Kempf, Anupam Chattopadhyay, and Gerd Ascheid</i>	
FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models Using Gappa++ .....	77
<i>Hélène Martorell and Nachiket Kapre</i>	
FPGA-based Acceleration for Tracking Audio Effects in Movies .....	85
<i>Mihalis Psarakis, Aggelos Pikrakis, and Giannis Dendrinos</i>	
ZUMA: An Open FPGA Overlay Architecture .....	93
<i>Alexander Brant and Guy G.F. Lemieux</i>	
Efficient Query Processing for Web Search Engine with FPGAs .....	97
<i>Jing Yan, Zhan-Xiang Zhao, Ning-Yi Xu, Xi Jin, Lin-Tao Zhang, and Feng-Hsiung Hsu</i>	

**Session 4: Power and Measurement - Chair: Jason Anderson, University of Toronto, Canada**

Power Management Strategies for Serial RapidIO Endpoints in FPGAs .....	101
<i>Moritz Schmid, Frank Hannig, and Jürgen Teich</i>	
Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage & Frequency Scaling .....	109
<i>Joshua M. Levine, Edward Stott, George A. Constantinides, and Peter Y.K. Cheung</i>	
An Extensible and Portable Tool Suite for Managing Multi-Node FPGA Systems .....	117
<i>Yamuna Rajasekhar, Rahul R. Sharma, and Ron Sass</i>	

Remote Execution in Distributed Memory MPSoC .....	121
<i>Rémi Busseuil, Luciano Ost, Rafael Garibotti, Gilles Sassatelli, and Michel Robert</i>	

## **Session 5: Applications 2 - Chair: Mike Butts, Nvidia, USA**

A Heterogeneous Architecture for Evaluating Real-Time One-Dimensional Computational Fluid Dynamics on FPGAs .....	125
<i>Isaac Liu, Edward A. Lee, Matthew Viele, Guoqiang Wang, and Hugo Andrade</i>	
Bluehive - A Field-Programable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation .....	133
<i>Simon W. Moore, Paul J. Fox, Steven J.T. Marsh, A. Theodore Markettos, and Alan Mujumdar</i>	
Emulating Mammalian Vision on Reconfigurable Hardware .....	141
<i>Srinidhi Kestur, Mi Sun Park, Jagdish Sabarad, Dharav Dantara, Vijaykrishnan Narayanan, Yang Chen, and Deepak Khosla</i>	
Exploiting Modified Placement and Hardwired Resources to Provide High Reliability in FPGAs .....	149
<i>Gabriel L. Nazar and Luigi Carro</i>	
A Custom Precision Based Architecture for Accelerating Parallel Tempering MCMC on FPGAs without Introducing Sampling Error .....	153
<i>Grigoris Mingas and Christos-Savvas Bouganis</i>	
Exploiting Memory-Level Parallelism in Reconfigurable Accelerators .....	157
<i>Shaoyi Cheng, Mingjie Lin, Hao Jun Liu, Simon Scott, and John Wawrzynek</i>	

## **Session 6: Bioinfomatics - Chair: Ron Sass, University of North Carolina, USA**

Hardware Acceleration of Short Read Mapping .....	161
<i>Corey B. Olson, Maria Kim, Cooper Clauson, Boris Kogon, Carl Ebeling, Scott Hauck, and Walter L. Ruzzo</i>	
Short-Read Mapping by a Systolic Custom FPGA Computation .....	169
<i>Thomas B. Preußen, Oliver Knodel, and Rainer G. Spallek</i>	
FMSA: FPGA-Accelerated ClustalW-Based Multiple Sequence Alignment through Pipelined Prefiltering .....	177
<i>Atabak Mahram and Martin C. Herbordt</i>	
Accelerating Millions of Short Reads Mapping on a Heterogeneous Architecture with FPGA Accelerator .....	184
<i>Wen Tang, Wendi Wang, Bo Duan, Chunming Zhang, Guangming Tan, Peiheng Zhang, and Ninghui Sun</i>	
Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes .....	188
<i>Berkin Akin, Peter A. Milder, Franz Franchetti, and James C. Hoe</i>	

**Session 7: Compilers and Systems - Chair: Maya Gokhale, Lawrence Livermore National Lab, USA**

Specifying Compiler Strategies for FPGA-based Systems .....	192
<i>João M.P. Cardoso, João Teixeira, José C. Alves, Ricardo Nobre, Pedro C. Diniz, José G.F. Coutinho, and Wayne Luk</i>	
Bus-based MPSoC Security through Communication Protection: A Latency-efficient Alternative .....	200
<i>Pascal Cotret, Jérémie Crenne, Guy Gogniat, and Jean-Philippe Diguet</i>	
PATS: A Performance Aware Task Scheduler for Runtime Reconfigurable Processors .....	208
<i>Lars Bauer, Artjom Grudnitsky, Muhammad Shafique, and Jörg Henkel</i>	
RIFFA: A Reusable Integration Framework for FPGA Accelerators .....	216
<i>Matthew Jacobsen, Yoav Freund, and Ryan Kastner</i>	
Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs .....	220
<i>Louis Woods and Ken Eguro</i>	

**Session 8: GPUs and Data Parallelisms - Chair: Greg Steffan, University of Toronto, Canada**

Shortening Design Time through Multiplatform Simulations with a Portable OpenCL Golden-model: The LDPC Decoder Case .....	224
<i>G. Falcao, M. Owaida, D. Novo, M. Purnaprajna, N. Bellas, C.D. Antonopoulos, G. Karakonstantis, A. Burg, and P. Jenne</i>	
Accelerating a Random Forest Classifier: Multi-Core, GP-GPU, or FPGA? .....	232
<i>Brian Van Essen, Chris Macaraeg, Maya Gokhale, and Ryan Prenger</i>	

**Poster Papers**

Cognitive Radio Universal Software Hardware .....	240
<i>George Eichinger, Kaushik Chowdhury, and Miriam Leeser</i>	
Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams .....	241
<i>Yoshihiro Ichinomiya, Sadaki Usagawa, Motoki Amagasaki, Masahiro Iida, Morihiko Kuga, and Toshinori Sueyoshi</i>	
EBRAM - Extending the BlockRAMs in FPGAs to Support Caches and Hash Tables in an Efficient Manner .....	242
<i>Andreas Ehliar</i>	
Implementing Murφ: Accelerating Large State Space Exploration on FPGAs .....	243
<i>Mary Ellen Tie and Miriam Leeser</i>	
ScalaPipe: A Streaming Application Generator .....	244
<i>Joseph G. Wingermuehle, Roger D. Chamberlain, and Ron K. Cytron</i>	
VENICE: A Compact Vector Processor for FPGA Applications .....	245
<i>Aaron Severance and Guy Lemieux</i>	

<b>Author Index .....</b>	246
---------------------------	-----