

2012 Sixth IEEE/ACM International Symposium on Networks on Chip

(NoCS 2012)

**Lyngby, Denmark
9 – 11 May 2012**



**IEEE Catalog Number: CFP12NOC-PRT
ISBN: 978-1-4673-0973-8**

2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip

NOCS 2012

Table of Contents

Message from the Chairs.....	viii
Conference Committees.....	x
Additional Reviewers.....	xiii

Session 1: Routing and Arbitration

MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect	1
<i>Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu</i>	
Déjà Vu Switching for Multiplane NoCs	11
<i>Ahmed K. Abousamra, Rami G. Melhem, and Alex K. Jones</i>	
HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks	19
<i>Masoumeh Ebrahimi, Masoud Daneshtalab, Fahimeh Farahnakian, Juha Plosila, Pasi Liljeberg, Maurizio Palesi, and Hannu Tenhunen</i>	
Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip	27
<i>Dan Zhao and Ruizhe Wu</i>	

Session 2: Power Modeling and Power Management in NoCs

An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads	35
<i>Paul Bogdan, Radu Marculescu, Siddharth Jain, and Rafael Tornero Gavila</i>	
In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches	43
<i>Xi Chen, Zheng Xu, Hyungjun Kim, Paul Gratz, Jiang Hu, Michael Kishinevsky, and Umit Ogras</i>	

Modeling and Power Evaluation of On-Chip Router Components in Spintronics	51
<i>Pierre Schamberger, Zhonghai Lu, Xianyang Jiang, and Meikang Qiu</i>	
Session 3: Novel NoC Design & Support for CMP/MPSoCs	
Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support	59
<i>Mario Lodde, Jose Flich, and Manuel E. Acacio</i>	
CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers	67
<i>Stavros Volos, Ciprian Seiculescu, Boris Grot, Naser Khosro Pour, Babak Falsafi, and Giovanni De Micheli</i>	
Synthesis of NoC Interconnects for Custom MPSoC Architectures	75
<i>Gul N. Khan and Anita Tino</i>	
Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations	83
<i>S. Carrillo, J. Harkin, L.J. McDaid, S. Pande, S. Cawley, B. McGinley, and F. Morgan</i>	
Session 4: Simulation and Analysis	
Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation	91
<i>Javier Navaridas, Behram Khan, Salman Khan, Paolo Faraboschi, and Mikel Luján</i>	
TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers	99
<i>Pablo Abad, Pablo Prieto, Lucía G. Menezo, Adrián Colaso, Valentin Puente, and José-Ángel Gregorio</i>	
Analytical Performance Modeling of Hierarchical Interconnect Fabrics	107
<i>Nikita Nikitin, Javier de San Pedro, Josep Carmona, and Jordi Cortadella</i>	
Session 5: Flow Control and Flit Serialization	
Dynamic Flow Regulation for IP Integration on Network-on-Chip	115
<i>Zhonghai Lu and Yi Wang</i>	
A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip	124
<i>Changlin Chen, Ye Lu, and Sorin D. Cotofana</i>	
Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels	132
<i>Robert Hesse, Jeff Nicholls, and Natalie Enright Jerger</i>	

Session 6: QoS, Error Control and Verification

Efficient Timing Channel Protection for On-Chip Networks	142
<i>Yao Wang and G. Edward Suh</i>	
A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems	152
<i>Martin Schoeberl, Florian Brandner, Jens Sparsø, and Evangelia Kasapaki</i>	
A Mixed Verification Strategy Tailored for Networks on Chip	161
<i>Georgios Tsiligiannis and Laurence Pierre</i>	
Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip	169
<i>Qiaoyan Yu, José Cano, José Flich, and Paul Ampadu</i>	

Session 7: 3D & Emerging NoCs

Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures	177
<i>Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Khalid Latif, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints	185
<i>Luca Ramini, Davide Bertozzi, and Luca P. Carloni</i>	
A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects	193
<i>Hyunjun Jang, Baik Song An, Nikhil Kulkarni, Ki Hwan Yum, and Eun Jung Kim</i>	
DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling	201
<i>Chen Sun, Chia-Hsin Owen Chen, George Kurian, Lan Wei, Jason Miller, Anant Agarwal, Li-Shiuan Peh, and Vladimir Stojanovic</i>	
Author Index	211