

2012 Proceedings of the 19th International Conference Mixed Design of Integrated Circuits and Systems

(MIXDES 2012)

**Warsaw, Poland
24-26 May 2012**



**IEEE Catalog Number: CFP12MIX-PRT
ISBN: 978-1-4577-2092-5**

Table of Contents

Preface	3
Table of Contents	7
General Invited Papers	
Ballistic Transport in Nanoscale Devices	17
<i>V.K. ARORA (Univ. Tekn. Malaysia, MALAYSIA and Wilkes Univ., USA)</i>	
Simulation and Modeling of Nanoscale Multiple-gate SOI MOSFETs	25
<i>B. IÑÍGUEZ (Univ. Rovira i Virgili, SPAIN), R. RITZENTHALER (IMEC, BELGIUM), F. LIME, B. NAE (Univ. Rovira i Virgili, SPAIN)</i>	
Transistor and Interconnect Modeling for Design of Carbon Nanotube Integrated Circuits	30
<i>A. SRIVASTAVA (Louisiana State Univ., USA)</i>	
Trends and Challenges in Micro- and Nanoelectronics for the Next Decade	37
<i>C. CLAEYS (Imec, BELGIUM)</i>	
Compact Modeling Support for Nanoscaled IC Technology and Design	
Analog Circuits Sizing Using the Fixed Point Iteration Algorithm with Transistor Compact Models	45
<i>F. JAVID, R. ISKANDER (Univ. Pierre and Marie Curie, FRANCE), F. DUSBIN (CEA DAM/DIF, FRANCE), M.-M. LOUËRAT (Univ. Pierre and Marie Curie, FRANCE)</i>	
Analytical Drain Current Core Model for Undoped Double Gate MOS Transistor	51
<i>P. SAŁEK, L. ŁUKASIAK, A. JAKUBOWSKI (Warsaw Univ. of Techn., POLAND)</i>	
Analytical Model for Predicting Subthreshold Slope Improvement versus Negative Swing of S-shape Polarization in a Ferroelectric FET	55
<i>A. RUSU, A.M. IONESCU (EPFL, SWITZERLAND)</i>	
Characterization of Parameter Variability and Correlations for FD SOI CMOS Technology	60
<i>D. TOMASZEWSKI, G. GŁUSZKO, J. MALESIŃSKA, K. KUCHARSKI (Institute of Electron Techn., POLAND)</i>	
Impact Ionization Effect in Deep Submicron MOSFET Features Simulation	66
<i>D. SPERANSKY, T.T. TRUNG (Belarusian State Univ., BELARUS)</i>	
KLU Sparse Direct Linear Solver Implementation into NGSPICE	69
<i>F. LANNUTTI, P. NENZI, M. OLIVIERI (Sapienza - Univ. Roma, ITALY)</i>	
Simulation Study of Nanoscale Double-Gate CMOS Circuits Using Compact Advanced Transport Models	74
<i>M. CHERALATHAN (Univ. Rovira i Virgili, SPAIN), E. CONTRERAS (CINVESTAV, MEXICO), J. ALVARADO (Benemérita Univ. Autónoma de Puebla, MEXICO), A. CERDEIRA (CINVESTAV, MEXICO), B. IÑÍGUEZ (Univ. Rovira i Virgili, SPAIN)</i>	
Standardization of Multigate MOSFET Modeling	78
<i>N. CHEVILLON, F. PRÉGALDINY, C. LALLEMENT (Univ. Strasbourg, FRANCE), J.-M. SALLESE (EPFL, SWITZERLAND)</i>	
Time-domain Waveform Based Extraction of FinFET Non-linear I-V Model	84
<i>D. SCHREURS, G. AVOLIO (Univ. Leuven, BELGIUM), A. RAFFO, G. VANNINI (Univ. Ferrara, ITALY), G. CRUPI, A. CADDEMI (Univ. Messina, ITALY)</i>	
Two-dimensional Physics-based Modeling of Dopant-segregated Schottky Barrier UTB MOSFETs	88
<i>M. SCHWARZ, T. HOLTIJ (Tech. Hochschule Mittelhessen, GERMANY and Univ. Rovira i Virgili, SPAIN), A. KLOES (Tech. Hochschule Mittelhessen, GERMANY), B. IÑÍGUEZ (Univ. Rovira i Virgili, SPAIN)</i>	
Verilog-A Compact Semiconductor Device Modelling and Circuit Macromodelling with the QucsStuddio-ADMS "Turn-Key" Modelling System	94
<i>M.E. BRINSON (London Metropolitan Univ., UK), M. MARGRAF (Qucs, GERMANY)</i>	

Especial TRAMS (Terascale Reliable Adaptive Memory Systems) Project

Enhancing 6T SRAM Cell Stability by Back Gate Biasing Techniques for 10nm SOI FinFETs under Process and Environmental Variations	103
<i>Z. JAKŠIĆ, R. CANAL (Univ. Politècnica de Catalunya, SPAIN)</i>	
Mitigating Lower Layer Failures with Adaptive System Reconfiguration	109
<i>T. RAMÍREZ, E. HERRERO, N. AXELOS, J. CARRETERO, N. FOUTRIS, D. SANCHEZ, X. VERA (Intel Labs, SPAIN)</i>	
SRAM Lifetime Improvement by Using Adaptive Proactive Reconfiguration	115
<i>P. POUYAN, E. AMAT, A. RUBIO (Univ. Politècnica de Catalunya, SPAIN)</i>	
Strain Relevance on the Improvement of the 3T1D Cell Performance	120
<i>E. AMAT, C.G. ALMUDÉVER, N. AYMERICH, R. CANAL, A. RUBIO (Univ. Politècnica de Catalunya, SPAIN)</i>	
Variability and Reliability Analysis of CNFET in the Presence of Carbon Nanotube Density Fluctuations	124
<i>C.G. ALMUDÉVER, A. RUBIO (Univ. Politècnica de Catalunya, SPAIN)</i>	

Technologies towards Cognitive Transceivers - Par4CR Project

Digital Hardware Resources for Steering a Nonlinear Interference Suppressor	133
<i>E.J.G. JANSSEN, H. HABIBI, D. MILOSEVIC, P.G.M. BALTUS, A.H.M. VAN ROERMUND (Eindhoven Univ. of Techn., THE NETHERLANDS)</i>	
LINC Architecture: A Discussion	139
<i>E. HABEKOTTÉ, F. VAN DER WILT (Catena, THE NETHERLANDS)</i>	

xTCA for Instrumentation

Development of uTCA Hardware for BAM System at FLASH and XFEL	147
<i>S.B. HABIB, D. SIKORA (Warsaw Univ. of Techn., POLAND), J. SZEWIŃSKI, S. KOROLCZUK (National Center for Nuclear Research, POLAND)</i>	
FMC-based Neutron and Gamma Radiation Monitoring Module for xTCA Applications	152
<i>T. KOZAK, D. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Image Acquisition Module for uTCA-based Systems	156
<i>A. MIELCZAREK, D. MAKOWSKI, G. JABŁOŃSKI, P. PEREK, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Image Visualisation and Processing in DOOCS and EPICS	161
<i>P. PEREK, J. WYCHOWANIAK, D. MAKOWSKI, M. ORLIKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	

1 Design of Integrated Circuits and Microsystems

A 10-bit 1.2V High Speed Current-steering DAC Using a Novel Switching Scheme	N / A
<i>H. WANG (Peking Univ., Shanghai and Peking Univ., Beijing, CHINA), Y. YAO, T. WANG, H. WANG (Peking Univ., Shanghai, CHINA), Y. CHENG (Peking Univ., Shanghai and Peking Univ., Beijing, CHINA)</i>	
A 6-bit 2GS/s 1.2V 78mW Flash ADC in 65nm CMOS	N / A
<i>H. WANG (Peking Univ., Shanghai and Peking Univ., Beijing, CHINA), T. WANG, Y. YAO, H. WANG (Peking Univ., Shanghai, CHINA), Y. CHENG (Peking Univ., Shanghai and Peking Univ., Beijing, CHINA)</i>	
A Balun Transimpedance Amplifier with Adjustable Gain for Integrated SPO ₂ Optic Sensors	178
<i>J. CARVALHO, L.B. OLIVEIRA, J.P. OLIVEIRA, J. GOES (Univ. Nova de Lisboa, PORTUGAL), M.M. SILVA (Tech. Univ. Lisbon, PORTUGAL)</i>	
A Calibratable Capacitance Array Based Approach for High Resolution CR SAR ADCs	183
<i>J.H. MUELLER, S. STRACHE, L. BUSCH, R. WUNDERLICH, S. HEINEN (RWTH Aachen Univ., GERMANY)</i>	

A Charge Pump with Power-on Reset Circuit	189
<i>A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
A High Speed A/D Converter for Using in Low Power CMOS Image Sensors	192
<i>M. TEYMOURI (Urmia Univ. of Techn., IRAN), B. ALIZADEH (Islamic Azad Univ., IRAN), A. DADASHI (Urmia Univ., IRAN), A. MAHMOUDI (Islamic Azad Univ., IRAN)</i>	
A High Speed Two-Stage Dual-Path Operational Amplifier in 40nm Digital CMOS	198
<i>H. CHEN, V. MILOVANOVIC, H. ZIMMERMANN (Vienna Univ. of Techn., AUSTRIA)</i>	
A Low Noise Low Offset Current Mode Instrumentation Amplifier	203
<i>A. VOULKIDOU, S. SISKOS, T. LAOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
A Novel Charge Recycling Approach to Low-Power Circuit Design	208
<i>C. ULAGANATHAN, C.L. BRITTON, JR., J. HOLLEMAN, B.J. BLALOCK (The Univ. of Tennessee, USA)</i>	
A Switched-Capacitor Implementation of Short-Term Synaptic Dynamics	214
<i>M. NOACK, C. MAYR, J. PARTZSCH, M. SCHULTZ, R. SCHÜFFNY (Tech. Univ. Dresden, GERMANY)</i>	
Area Efficient Front-end Readout Electronics for Pixel Detector Based on Inverter Amplifier	219
<i>R. KŁĘCZEK, P. OTFINOWSKI, P. GRYBOŚ (AGH Univ. of Science and Techn., POLAND)</i>	
Area Efficient Low Power Neural Amplifiers Using MOS and MIM Capacitors in Submicron Technologies for Ultra Low Corner Frequencies . . .	223
<i>P. KMON, P. GRYBOŚ, R. SZCZYGIEL, M. ŻOŁĄDŹ (AGH Univ. of Science and Techn., POLAND)</i>	
Convex Combination Initialization Method for Kohonen Neural Network Implemented in the CMOS Technology	227
<i>R. DŁUGOSZ (EPFL, SWITZERLAND and Univ. of Techn. and Life Sciences, POLAND), T. TALAŚKA (Univ. of Techn. and Life Sciences, POLAND), P.-A. FARINE (EPFL, SWITZERLAND), W. PEDRYCZ (Univ. Alberta, CANADA)</i>	
Crystal Oscillator with Dual Amplitude Stabilization Feedback Loop	231
<i>K. SIWIEC (Warsaw Univ. of Techn., POLAND)</i>	
Dc-Gain Enhanced Fast-settling Triple Folded Cascode Op-Amp	235
<i>A. MAHMOUDI (Islamic Azad Univ., IRAN), A. DADASHI (Urmia Univ., IRAN), S. MASOUMI, M.K. KOUZEHKANAN (Islamic Azad Univ., IRAN)</i>	
Design Criteria of Frequency Selection for the Internal Oscillator of UHF RFID Tag	N / A
<i>V. ZAITSAI, U. STEPANETS (Belarusian State Univ., BELARUS), M. AUDZEYEU (National Academy of Sciences, BELARUS)</i>	
Design of a Fully Programmable Analog Interval Type-2 Triangular/Trapezoidal Fuzzifier	243
<i>H. YAZDANJOUEI, H. FEIZY, A. KHOEI, K. HADIDI (Urmia Univ., IRAN)</i>	
Design of an Analog Output Buffer for Active Matrix Displays Using Low-Temperature Polycrystalline Silicon Thin-Film Transistors	249
<i>I. PAPPAS, S. SISKOS, A.A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
Fast-Settling Gain Stage Using Replica Amplification for High Performance Pipeline ADCs	255
<i>M.K. KOUZEHKANAN (Islamic Azad Univ., IRAN), A. DADASHI (Urmia Univ., IRAN), M. TEYMOURI (Urmia Univ. of Techn., IRAN), S. MASOUMI (Islamic Azad Univ., IRAN)</i>	
FPGA Implementation of Chaotic Pseudo-Random Bit Generators	260
<i>P. DAŁAL, R. PEŁKA (Military Univ. of Techn., POLAND)</i>	
Fully Integratable 4-Phase Charge Pump Architecture for High Voltage Applications	265
<i>L. SHEN, K. HOFMANN (Tech. Univ. Darmstadt, GERMANY)</i>	
High-resolution Hold-off Time Control Circuit for Geiger-mode Avalanche Photodiodes	269
<i>S. DENG, A.P. MORRISON (Univ. College Cork, IRELAND)</i>	
Integrated Circuit for Wireless Inductive Powering Implemented in 180nm CMOS Process	273
<i>M. ŻOŁĄDŹ, P. KMON, P. OTFINOWSKI, J. RAUZA, P. GRYBOŚ (AGH Univ. of Science and Techn., POLAND)</i>	
RF Varactor Design Based on Evolutionary Algorithms	277
<i>P. PEREIRA, H. FINO, M. VENTIM-NEVES (Univ. Nova de Lisboa, PORTUGAL)</i>	

Temperature and Supply Voltage Compensated Biasing for Digitally Controlled Oscillators	283
<i>S. HÖPPNER, S. HAENZSCHE, S. HARTMANN, S. SCHIEFER, R. SCHÜFFNY (Tech. Univ. Dresden, GERMANY)</i>	
Wideband Low-Noise RF Front-End for CNT-NEMS Sensors	289
<i>C. KAUTH, M. PASTRE, M. KAYAL (EPFL, SWITZERLAND)</i>	

2 Thermal Issues in Microelectronics

1/f Noise Temperature Behaviour of Poly Resistors	297
<i>W.C. PFLANZL, E. SEEBACHER (Austriamicrosystems, AUSTRIA)</i>	
Compensation of the Temperature Fluctuations in the Silicon Photomultiplier Measurement System	300
<i>M. BASZCZYK, P. DOROSZ, S. GŁĄB, W. KUCEWICZ, Ł. MIK, M. SAPOR (AGH Univ. of Science and Techn., POLAND)</i>	
DC Measurements Method of the Thermal Resistance of Power MOSFETs	304
<i>K. GÓRECKI, J. ZARĘBSKI (Gdynia Maritime Univ., POLAND)</i>	
Overheat Security System for High Speed Embedded Systems	309
<i>M. FRANKIEWICZ, A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Paths of the Heat Flow from Semiconductor Devices to Surrounding	313
<i>K. GÓRECKI, J. ZARĘBSKI (Gdynia Maritime Univ., POLAND)</i>	
Technology Migration and Thermal Coupling	319
<i>M. JANICKI, P. ZAJĄC, M. SZERMER, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Thermal Models for Dynamic Clock Control	323
<i>M. FRANKIEWICZ, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Thermographic Measurements of Planar Inductors	328
<i>I. PAPAGIANNPOULOS, V. CHATZIATHANASIOU (Aristotle Univ. Thessaloniki, GREECE), G. DE MEY (Ghent Univ., BELGIUM), B. WIĘCEK, M. KAŁUŻA (Tech. Univ. Lodz, POLAND)</i>	

3 Analysis and Modelling of ICs and Microsystems

A Specific Parameters Analysis of CMOS Hall Effect Sensors with Various Geometries	335
<i>M.-A. PAUN, J.-M. SALLESE, M. KAYAL (EPFL, SWITZERLAND)</i>	
Combined Hardware and Software Tracing of Real and Virtual Embedded System Parts	340
<i>C. KOEHLER (Univ. Siegen, GERMANY), A. MAYER (Infineon Technologies AG, GERMANY), M. WURM (Univ. Siegen, GERMANY)</i>	
Conducted Emissions Susceptibility Study for an High Precision LDO	346
<i>A. CREOSTEANU (Tech. Military Academy, ROMANIA), L. CREOSTEANU (Politehnica Univ., Bucharest, ROMANIA)</i>	
Device-Circuit Models for Extreme Environment Space Electronics	350
<i>M. TUROWSKI, A. RAMAN (CFDRC, USA)</i>	
Estimating the Impact of Complete Analog Channel Selection on Zero-IF Multi-Standard Radio Receivers Power Consumption	356
<i>S. SPIRIDON ("POLITEHNICA" Univ. Bucharest, ROMANIA and Broadcom, THE NETHERLANDS), D. CLAUDIUS, M. BODEA ("POLITEHNICA" Univ. Bucharest, ROMANIA)</i>	
Extracting the Parameters of an EEHEMT Nonlinear Model for InP HEMT, Operating at G-band Frequency	360
<i>S. ESKANDARI, F.T. HAMEDANI (Semnan Univ., IRAN)</i>	
Joint Simulation of Mixed-Signal Integrated Circuits and Printed Circuit Boards	364
<i>L. CEDERSTRÖM, A. GRAUPNER (Zentrum Mikroelektronik Dresden AG, GERMANY)</i>	
Methodology for Development of LVS and LPE Rule Sets Adapted for MEMS Processes	370
<i>A. PASHEV, D. GAYDAZHIEV (Smartcom Bulgaria AD, BULGARIA), I. UZUNOV (Tech. Univ. Sofia, BULGARIA), D. PUKNEVA (Smartcom Bulgaria AD, BULGARIA), E. MANOLOV (Tech. Univ. Sofia, BULGARIA)</i>	

Modeling and Optimization of a Ker Charge Pump Loaded by a Resistive Circuit	376
<i>J. HEITZ, N. DUMAS, V. FRICK, C. LALLEMENT, L. HÉBRARD (Univ. Strasbourg, FRANCE)</i>	
Offset Compensation for Voltage- and Current Amplifiers with CMOS Inverters	382
<i>W. MACHOWSKI, J. JASIELSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Surface Potential Model of a High-k HfO ₂ -Ta ₂ O ₅ Capacitor	386
<i>G. ANGELOV, N. BONEV, R. RUSEV, M. HRISTOV (Tech. Univ. Sofia, BULGARIA), A. PASKALEVA (Bulgarian Academy of Sciences, BULGARIA)</i>	
Symbolic Analysis in Gyrator-Capacitor Filters	392
<i>P. KATARZYŃSKI, M. MELOSIK, M. NAUMOWICZ, S. SZCZĘSNY (Poznan Univ. of Techn., POLAND)</i>	
Technology and Device Design and Optimization for the MOSFET Hall Sensor on SOI Structure	398
<i>L. DOLGIY, I. LOVSHENKO, V. NELAYEV, I. SHELIBAK (BSUIR, BELARUS), S. SHVEDOV, A. TURTSEVICH (R&D Center "BelMicroSystems", BELARUS)</i>	
Verilog-A Modeling of Electrical Circuit with Adding Element Based on Branched Hydrogen Bonding Network	401
<i>E. GIEVA, R. RUSEV, G. ANGELOV, R. RADONOV, T. TAKOV, M. HRISTOV (Tech. Univ. Sofia, BULGARIA)</i>	

4 Microelectronics Technology and Packaging

Characterization of Test Devices for Development of Nanowire Sensor FETs	407
<i>M. ZABOROWSKI, D. TOMASZEWSKI, A. PANAS, P. GRABIEC (Institute of Electron Techn., POLAND)</i>	
Design Model and Data Management for 3D Integration Technologies	412
<i>A. GRÜNEWALD, K. HAHN, R. BRÜCK (Univ. Siegen, GERMANY)</i>	
Multisensor System for Monitoring Human Psychophysiological State in Extreme Conditions with the Use of Microwave Sensor	417
<i>K. RÓŻANOWSKI (Military Inst. of Aviation Medicine, POLAND), T. SONDEJ (Military Univ. of Techn., POLAND), J. LEWANDOWSKI (Military Inst. of Aviation Medicine, POLAND), M. ŁUSZCZYK, Z. SZCZEPANIAK (Przemysłowy Inst. Telekom. S.A., POLAND)</i>	

5 Testing and Reliability

Determining Effective Testability Degree of Analog Circuits	427
<i>Z. KINCL, Z. KOLKA (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
DFT for Analog and Mixed Signal IC Based on IDDQ Scanning	431
<i>B. GUIBANE (Faculty of Sciences of Monastir, TUNISIA), B. HAMDJ (Issats, TUNISIA)</i>	
GNU Radio and USRP2 as a Universal Platform for Verification of Wireless Communication Devices Used in Automotive Applications	436
<i>M. SZELEST (Delphi Poland S.A., POLAND), W. UZDRZYCHOWSKI, D. GRZECHCA (Silesian Univ. of Techn., POLAND)</i>	
On-chip Parametric Test of Binary-weighted R-2R ladder D/A Converter and Its Efficiency	441
<i>D. ARBET, G. GYEPES, J. BRENKUŠ, V. STOPJAKOVÁ, J. MIHÁLOV (Slovak Univ. of Techn., SLOVAKIA)</i>	
Reliable On-Chip Network Design Using an Agent-based Management Method	447
<i>M. VALINATAJ (Babol Univ. of Techn., IRAN), P. LILJEBERG, J. PLOSILA (Univ. Turku, FINLAND)</i>	

6 Power Electronics

Survey and Analysis of the Design Issues of a Low Cost Micro Power DC-DC Step Up Converter for Indoor Light Energy Harvesting Applications	455
<i>C. CARVALHO (Instituto Politécnico de Lisboa, PORTUGAL), J.P. OLIVEIRA, N. PAULINO (Univ. Nova de Lisboa, PORTUGAL)</i>	
The Effect of Thermal Inertia in Photovoltaic Module Simulation	461
<i>M. PIOTROWICZ, W. MARAŃDA (Tech. Univ. Lodz, POLAND)</i>	

7 Signal Processing

A Hierarchical Algorithm for Moving Vehicle Identification Based on Acoustic Noise Analysis	467
<i>S. ASTAPOV, A. RIID (Tallinn Univ. of Techn., ESTONIA)</i>	
Application of the Newton Method to First-order Implicit Fractional Transfer Function Approximation	473
<i>A. TEPLJAKOV, E. PETLENKOV, J. BELIKOV (Tallinn Univ. of Techn., ESTONIA)</i>	
Combining Sound Source Tracking Algorithms Based on Microphone Array to Improve Real-Time Localization	478
<i>C. IBALA (Univ. Limerick, IRELAND), J. VACHAUDEZ, G. FOURTOUNIS, P. POSSA, C. VALDERRAMA (Polytechnic Faculty of Mons, BELGIUM)</i>	
Design and Implementation of a Monopulse Radar Signal Processor	484
<i>B. LIU, W. CHANG, X. LI (National Univ. of Defense Techn., CHINA)</i>	
Fractional Delay Filter Design with Extracted Window Offsetting	489
<i>M. BLOK (Gdansk Univ. of Techn., POLAND)</i>	
Gearbox Fault Diagnosis Using a Hybrid De-noising Method Based on Ensemble Empirical Mode Decomposition and Wavelet Transform	N / A
<i>M. HAFIDA, B.R. ELHADI, F. AHMED, A. MERABET (Univ. Ferhat Abbas, ALGERIA)</i>	
Means of Spatial Structures in the Problem of Finding Relationships between Objects	N / A
<i>G. CHETVERIKOV, V. LESHCHYNSKYI, I. VECHIRSKA (KHNURE, UKRAINE)</i>	
Measurement of Settling Time of High-speed D/A Converters	507
<i>R. KVEDARAS, V. KVEDARAS, T. USTINAVIČIUS (Vilnius Gediminas Tech. Univ., LITHUANIA)</i>	
Realtime Physics Engine for Robots Movement: Enhanced Virtual Environment	511
<i>A. BURDZIUK, J. POCHMARA, K. ŁAKOMY, P. SZABLATA, R. KOPPA (Poznan Univ. of Techn., POLAND)</i>	

8 Embedded Systems

Digital Hardware for Prime Numbers Generation	519
<i>P.M. SZECÓWKA, W. BUSZKO (Wroclaw Univ. of Techn., POLAND)</i>	
Hierarchical UML Activity Diagrams into Control Interpreted Petri Nets Transformation	523
<i>M. GROBELNY, I. GROBELNA, M. ADAMSKI (Univ. Zielona Góra, POLAND)</i>	
Wireless Communication Solutions for Distributed Strain Measure Systems in Mechanical Structures	527
<i>A. ANDRZEJCZAK, P. PIETRZAK, M. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	

9 Medical Applications

Automatisation of Computer-aided Burn Wounds Evaluation	535
<i>W. TYLMAN, M. JANICKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Low Power System for Measurement of Skin Conductance and Temperature of Patient Body	539
<i>M. MAJCHRZYCKI, I. KAROŃ, K. KOLANOWSKI, A. RYBARCZYK (Poznan Univ. of Techn., POLAND)</i>	
Prediction of Fatigue and Sleep Onset Using HRV Analysis	543
<i>M. SZYPULSKA, Z. PIOTROWSKI (Military Univ. of Techn., POLAND)</i>	

10 Student Projects

A 6-bit 122 MS/s Digital-to-Analog Converter for Contactless Applications in CMOS 90 nm Technology	549
<i>M. BRZEZIŃSKI (Warsaw Univ. of Techn., POLAND), T. POMORSKI (INSIDE Secure, POLAND), W.A. PLESKACZ (Warsaw Univ. of Techn., POLAND)</i>	

Application of the DLFSR Generators in Spread Spectrum Communication	555
<i>R. STĘPIEŃ, J. WALCZAK (Silesian Univ. of Techn., POLAND)</i>	
FPGA Implementation of an Evolutionary Algorithm Based Charge Management for Electric Vehicles	559
<i>M. MIELKE, S. HARDT, A. GRÜNEWALD, R. BRÜCK (Univ. Siegen, GERMANY)</i>	
Programmable Gain Amplifier for 13.56 MHz Radio Receiver in CMOS 90 nm Technology	564
<i>M. TEODOROWSKI, W.A. PLESKACZ (Warsaw Univ. of Techn., POLAND), T. TAKESHIAN (INSIDE Secure, FRANCE), T. POMORSKI (INSIDE Secure, POLAND)</i>	
Switched Capacitor Low Noise Voltage Converter Design Strategies in 90 nm CMOS Process	570
<i>A. GRODZICKI (Warsaw Univ. of Techn., POLAND)</i>	
Index of Authors	575