

# **2012 17th IEEE European Test Symposium**

**(ETS 2012)**

**Annecy, France  
28 – 31 May 2012**



**IEEE Catalog Number: CFP12216-PRT**  
**ISBN: 978-1-4673-0696-6**

# TABLE OF CONTENTS

<b>Power-Aware Testing: The Next Stage</b> .....	1
<i>X. Wen</i>	
<b>DfT Support for Launch and Capture Power Reduction in Launch-Off-Capture Testing</b> .....	2
<i>S. Saeed, O. Sinanoglu</i>	
<b>Cost and Power Efficient Timing Error Tolerance in Flip-Flop Based Microprocessor Cores</b> .....	8
<i>S. Valadimas, Y. Tsiatouhas, A. Arapoyanni</i>	
<b>Bandwidth-Aware Test Compression Logic for SoC Designs</b> .....	14
<i>J. Janicki, J. Tyszer, G. Mrugalski, J. Rajski</i>	
<b>On-Line Software-Based Self-Test of the Address Calculation Unit in RISC Processors</b> .....	20
<i>P. Bernardi, L. Ciganda, M. Carvalho, M. Grosso, J. Lagos-Benites, E. Sanchez, M. Reorda, O. Ballan</i>	
<b>Fast Error Detection through Efficient Use of Hardwired Resources in FPGAs</b> .....	26
<i>G. Nazar, L. Carro</i>	
<b>Increasing Autonomous Fault-Tolerant FPGA-Based Systems' Lifetime</b> .....	32
<i>C. Bolchini, A. Miele, C. Sandionigi</i>	
<b>Fault Tolerant FPGA Processor Based on Runtime Reconfigurable Modules</b> .....	38
<i>M. Psarakis, A. Apostolakis</i>	
<b>BIST Design for Analog Cell Matching</b> .....	44
<i>C. Duarte, H. Cavadas, P. Coke, L. Malheiro, V. Tavares, P. Oliveira</i>	
<b>Enhanced Reduced Code Linearity Test Technique for Multi-bit/Stage Pipeline ADCs</b> .....	50
<i>A. Laraba, H. Stratigopoulos, S. Mir, H. Naudet, C. Forel</i>	
<b>Adaptive Multi-Site Testing For Analog/Mixed-Signal Circuits Incorporating Neighborhood Information</b> .....	56
<i>E. Yilmaz, S. Ozev</i>	
<b>Characterization and Handling of Low-Cost Micro-Architectural Signatures in MPSoCs</b> .....	62
<i>A. Krieg, J. Grinschgl, C. Steger, R. Weiss, A. Genser, H. Bock, J. Haid</i>	
<b>Reducing Wearout in Embedded Processors Using Proactive Fine-Grain Dynamic Runtime Adaptation</b> .....	68
<i>F. Oboril, M. Tahoori</i>	
<b>OBT For Settling Error Test Of Sampled-Data Systems Using Signal-Dependent Clocking</b> .....	74
<i>M. Barragan, G. Leger, J. Huertas</i>	
<b>On-chip Delay Measurement Circuit</b> .....	80
<i>A. Jain, A. Veggetti, D. Crippa, P. Rolandi</i>	
<b>On the Detection of Path Delay Faults by Functional Broadside Tests</b> .....	86
<i>I. Pomeranz</i>	
<b>Functional Test Generation for Hard to Detect Stuck-At Faults using RTL Model Checking</b> .....	92
<i>M. Prabhu, J. Abraham</i>	
<b>Exact Stuck-at Fault Classification in Presence of Unknowns</b> .....	98
<i>S. Hillebrecht, M. Kochte, H. Wunderlich, B. Becker</i>	
<b>Memory Reliability Improvements based on Maximized Error-Correcting Codes</b> .....	104
<i>V. Gherman, S. Evain, Y. Bonhomme</i>	
<b>Time-Division Multiplexing for Testing SoCs with DVS and Multiple Voltage Islands</b> .....	110
<i>X. Kavousianos, K. Chakrabarty, A. Jain, R. Parekhji</i>	
<b>Combining Dynamic Slicing and Mutation Operators for ESL Correction</b> .....	116
<i>U. Repinski, H. Hantson, M. Jenihhin, J. Raik, R. Ubar, G. Guglielmo, G. Pravadelli, F. Funmi</i>	
<b>Multi-Voltage Aware Resistive Open Fault Modeling</b> .....	122
<i>M. Mohammadat, N. Ali, F. Hussin</i>	
<b>Indirect Method for Random Jitter Measurement on SoCs using Critical Path Characterization</b> .....	128
<i>J. Lee, J. Chun, J. Abraham</i>	
<b>Adaptive Testing of Chips With Varying Distributions of Unknown Response Bits</b> .....	134
<i>C. Suresh, O. Sinanoglu, S. Ozev</i>	
<b>Toggle-Masking Scheme For X-Filtering</b> .....	140
<i>A. Ramdas, O. Sinanoglu</i>	
<b>Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test</b> .....	146
<i>A. Cook, S. Hellebrand, H. Wunderlich</i>	
<b>Multi-Conditional SAT-ATPG for Power-Droop Testing</b> .....	152
<i>A. Czutro, M. Sauer, I. Polian, B. Becker</i>	

<b>On the Quality of Test Vectors for Post-Silicon Characterization</b> .....	158
<i>M. Sauer, A. Czutro, B. Becker, I. Polian</i>	
<b>Efficient System-Level Aging Prediction</b> .....	164
<i>N. Hatami, R. Baranowski, P. Prinetto, H. Wunderlich</i>	
<b>Diagnostic System Based on Support-Vector Machines for Board-level Functional Diagnosis</b> .....	170
<i>Z. Zhang, X. Gu, Y. Xie, Z. Wang, K. Chakrabarty</i>	
<b>Disturbance Fault Testing on Various NAND Flash Memories</b> .....	176
<i>C. Hou, J. Li</i>	
<b>Functional Analysis of Circuits Under Timing Variations</b> .....	177
<i>M. Dehbashi, G. Fey, K. Roy, A. Raghunathan</i>	
<b>Enhanced Wafer Matching Heuristics for 3-D ICs</b> .....	178
<i>V. Pavlidis, H. Xu, G. Micheli</i>	
<b>Defect Analysis in Power Mode Control Logic of Low-Power SRAMs</b> .....	179
<i>L. Zordan, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel, N. Badereddine</i>	
<b>Coupling-Based Resistive-Open Defects in TAS-MRAM Architectures</b> .....	180
<i>J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard, G. Prenat, J. Alvarez-Herault, K. Mackay</i>	
<b>On-chip Temperature and Voltage Measurement for Field Testing</b> .....	181
<i>Y. Miura, Y. Sato, Y. Miyake, S. Kajihara</i>	
<b>Impact of NBTI on Analog Components</b> .....	182
<i>L. Zhengliang, L. Milor, S. Yang</i>	
<b>Through-Silicon-Via Resistive-Open Defect Analysis</b> .....	183
<i>C. Metzler, A. Todri, A. Bosio, L. Dilillo, P. Girard, A. Virazel</i>	
<b>Testing of Digitally Assisted Adaptive Analog / RF Systems Using Tuning Knob - Performance Space Estimation</b> .....	184
<i>A. Banerjee, S. Devarakond, S. Sen, D. Banerjee, A. Chatterjee</i>	
<b>On-Chip Test Comparison for Protecting Confidential Data in Secure ICs</b> .....	185
<i>J. Rolt, G. Natale, M. Flottes, B. Rouzeyre</i>	
<b>Fault-Tolerant Algebraic Architecture for Radiation Induced Soft-Errors</b> .....	186
<i>F. Itturriet, R. Ferreira, L. Carro</i>	
<b>Online Detection and Recovery of Transient Errors in Front-end Structures of Microprocessors</b> .....	187
<i>S. Shazli, M. Tahoori</i>	
<b>Test Tool Qualification Through Fault Injection</b> .....	188
<i>Q. Wang, A. Wallin, V. Izosimov, U. Ingelsson, Z. Peng</i>	
<b>A Software-Based Self-Test Methodology for On-Line Testing of Data TLBs</b> .....	189
<i>G. Theodorou, S. Chatzopoulos, N. Kranitis, A. Paschalis, D. Gizopoulos</i>	
<b>Embedded Synthetic Instruments for Board-Level Testing</b> .....	190
<i>A. Jutman, S. Devadze, I. Aleksejev, T. Wenzel</i>	
<b>Adaptive Testing: Conquering Process Variations</b> .....	191
<i>E. Yilmaz, S. Ozev, O. Sinanoglu, P. Maxwell</i>	
<b>Introduction To The Defect-Oriented Cell-Aware Test Methodology For Significant Reduction Of DPPM Rates</b> .....	197
<i>F. Hapke, J. Schloeffel</i>	
<b>VLSI Test Technology: Why Is The Field Not Sexy Enough?</b> .....	203
<i>S. Hamdioui, R. Aitken</i>	
<b>The Impact Of Functional Safety Standards In The Design And Test Of Reliable And Available Integrated Circuits</b> .....	204
<i>R. Mariani</i>	
<b>Re-using Chip Level DFT at Board Level</b> .....	205
<i>X. Gu, J. Rearick, B. Eklow, M. Keim, J. Qian, A. Jutman, K. Chakrabarty, E. Larsson</i>	
<b>Funding Project DIANA – Integrated Diagnostics for the Analysis of Electronic Failures in Vehicles</b> .....	206
<i>P. Engelke, H. Obermeir</i>	
<b>Reducing Test Cost for Mixed Signal Circuits “From TOETS to ELESIS”</b> .....	207
<i>M. Azimane</i>	
<b>FP7 Collaborative Research Project DIAMOND Diagnosis, Error Modeling and Correction for Reliable Systems Design</b> .....	208
<i>J. Raik</i>	
<b>Dependable Embedded Systems: The German Research Foundation DFG Priority Program SPP 1500</b> .....	209
<i>J. Henkel, O. Bringmann, A. Herkersdorf, W. Rosenstiel, N. Wehn</i>	
<b>Introducing MEDIAN: A New COST Action On Manufacturable And Dependable Multicore Architectures At Nanoscale</b> .....	210
<i>M. Ottavi</i>	

**A Robust Metric for Screening Outliers from Analogue Product Manufacturing Tests Responses ..... 211**

*S. Krishnan, H. Kerkhoff*

**Author Index**