2012 17th IEEE European Test Symposium

(ETS 2012)

Annecy, France
28 – 31 May 2012

IEEE Catalog Number: **CFP12216-PRT**
ISBN: **978-1-4673-0696-6**

TABLE OF CONTENTS

Power-Aware Testing: The Next Stage 1
X. Wen

DfT Support for Launch and Capture Power Reduction in Launch-Off-Capture Testing 2
S. Saeed, O. Sinanoglu

Cost and Power Efficient Timing Error Tolerance in Flip-Flop Based Microprocessor Cores 8
S. Valadimas, Y. Tsiatouhas, A. Arapoyanni

Bandwidth-Aware Test Compression Logic for SoC Designs 14
J. Janicki, J. Tyszer, G. Mrugalski, J. Rajski

On-Line Software-Based Self-Test of the Address Calculation Unit in RISC Processors 20
P. Bernardi, L. Ciganda, M. Carvalho, M. Grosso, J. Lagos-Benites, E. Sanchez, M. Reorda, O. Ballan

Fast Error Detection through Efficient Use of Hardwired Resources in FPGAs 26
G. Nazar, L. Carro

Increasing Autonomous Fault-Tolerant FPGA-Based Systems' Lifetime 32
C. Bolchini, A. Miele, C. Sandionigi

Fault Tolerant FPGA Processor Based on Runtime Reconfigurable Modules 38
M. Psarakis, A. Apostolakis

BIST Design for Analog Cell Matching 44
C. Duarte, H. Cavadas, P. Coke, L. Malheiro, V. Tavares, P. Oliveira

Enhanced Reduced Code Linearity Test Technique for Multi-bit/Stage Pipeline ADCs 50
A. Laraba, H. Stratigopoulos, S. Mir, H. Naudet, C. Forel

Adaptive Multi-Site Testing For Analog/Mixed-Signal Circuits Incorporating Neighborhood Information 56
E. Yilmaz, S. Ozev

Characterization and Handling of Low-Cost Micro-Architectural Signatures in MPSoCs 62
A. Krieg, J. Grinschgl, C. Steger, R. Weiss, A. Genser, H. Bock, J. Haid

Reducing Wearout in Embedded Processors Using Proactive Fine-Grain Dynamic Runtime Adaptation 68
F. Oboril, M. Tahoori

OBT For Settling Error Test Of Sampled-Data Systems Using Signal-Dependent Clocking 74
M. Barragan, G. Leger, J. Huertas

On-chip Delay Measurement Circuit 80
A. Jain, A. Veggetti, D. Crippa, P. Rolandi

On the Detection of Path Delay Faults by Functional Broadside Tests 86
I. Pomeranz

Functional Test Generation for Hard to Detect Stuck-At Faults using RTL Model Checking 92
M. Prabhu, J. Abraham

Exact Stuck-at Fault Classification in Presence of Unknowns 98
S. Hillebrecht, M. Kochte, H. Wunderlich, B. Becker

Memory Reliability Improvements based on Maximized Error-Correcting Codes 104
V. Gherman, S. Evain, Y. Bonhomme

Time-Division Multiplexing for Testing SoCs with DVS and Multiple Voltage Islands 110
X. Kavousianos, K. Chakrabarty, A. Jain, R. Parekhji

Combining Dynamic Slicing and Mutation Operators for ESL Correction 116
U. Repinski, H. Hantson, M. Jenihhin, J. Raik, R. Ubar, G. Guglielmo, G. Pravadelli, F. Fummi

Multi-Voltage Aware Resistive Open Fault Modeling 122
M. Mohammadat, N. Ali, F. Hussin

Indirect Method for Random Jitter Measurement on SoCs using Critical Path Characterization 128
J. Lee, J. Chun, J. Abraham

Adaptive Testing of Chips With Varying Distributions of Unknown Response Bits 134
C. Suresh, O. Sinanoglu, S. Ozev

Toggle-Masking Scheme For X-Filtering 140
A. Ramdas, O. Sinanoglu

Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test 146
A. Cook, S. Hellebrand, H. Wunderlich

Multi-Conditional SAT-ATPG for Power-Droop Testing 152
A. Czutro, M. Sauer, I. Polian, B. Becker

On the Quality of Test Vectors for Post-Silicon Characterization ... 158
M. Sauer, A. Czutro, B. Becker, I. Polian

Efficient System-Level Aging Prediction ... 164
N. Hatami, R. Baranowski, P. Prinetto, H. Wunderlich

Diagnostic System Based on Support-Vector Machines for Board-level Functional Diagnosis ... 170
Z. Zhang, X. Gu, Y. Xie, Z. Wang, K. Chakrabarty

Disturbance Fault Testing on Various NAND Flash Memories ... 176
C. Hou, J. Li

Functional Analysis of Circuits Under Timing Variations ... 177
M. Dehbashi, G. Fey, K. Roy, A. Raghunathan

Enhanced Wafer Matching Heuristics for 3-D ICs ... 178
V. Pavlidis, H. Xu, G. Micheli

Defect Analysis in Power Mode Control Logic of Low-Power SRAMs ... 179
L. Zordan, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel, N. Badereddine

Coupling-Based Resistive-Open Defects in TAS-MRAM Architectures ... 180
J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard, G. Prenat, J. Alvarez-Herault, K. Mackay

On-chip Temperature and Voltage Measurement for Field Testing ... 181
Y. Miura, Y. Sato, Y. Miyake, S. Kajihara

Impact of NBTI on Analog Components ... 182
L. Zhengliang, L. Milor, S. Yang

Through-Silicon-Via Resistive-Open Defect Analysis ... 183
C. Metzler, A. Todri, A. Bosio, L. Dilillo, P. Girard, A. Virazel

Testing of Digitally Assisted Adaptive Analog / RF Systems Using Tuning Knob - Performance Space Estimation ... 184
A. Banerjee, S. Devarakond, S. Sen, D. Banerjee, A. Chatterjee

On-Chip Test Comparison for Protecting Confidential Data in Secure ICs ... 185
J. Rolt, G. Natale, M. Flottes, B. Rouzeyre

Fault-Tolerant Algebraic Architecture for Radiation Induced Soft-Errors ... 186
F. Itturriet, R. Ferreira, L. Carro

Online Detection and Recovery of Transient Errors in Front-end Structures of Microprocessors ... 187
S. Shazli, M. Tahoori

Test Tool Qualification Through Fault Injection ... 188
Q. Wang, A. Wallin, V. Izosimov, U. Ingelsson, Z. Peng

A Software-Based Self-Test Methodology for On-Line Testing of Data TLBs ... 189
G. Theodorou, S. Chatzopoulos, N. Kranitis, A. Paschalis, D. Gizopoulos

Embedded Synthetic Instruments for Board-Level Testing ... 190
A. Jutman, S. Devadze, I. Aleksejev, T. Wenzel

Adaptive Testing: Conquering Process Variations ... 191
E. Yilmaz, S. Ozev, O. Sinanoglu, P. Maxwell

Introduction To The Defect-Oriented Cell-Aware Test Methodology For Significant Reduction Of DPPM Rates ... 197
F. Hapke, J. Schloeffel

VLSI Test Technology: Why Is The Field Not Sexy Enough? ... 203
S. Hamdioui, R. Aitken

The Impact Of Functional Safety Standards In The Design And Test Of Reliable And Available Integrated Circuits ... 204
R. Mariani

Re-using Chip Level DFT at Board Level ... 205
X. Gu, J. Rearick, B. Eklow, M. Keim, J. Qian, A. Jutman, K. Chakrabarty, E. Larsson

Funding Project DIANA – Integrated Diagnostics for the Analysis of Electronic Failures in Vehicles ... 206
P. Engelke, H. Obermeir

Reducing Test Cost for Mixed Signal Circuits "From TOETS to ELESIS" ... 207
M. Azimane

FP7 Collaborative Research Project DIAMOND Diagnosis, Error Modeling and Correction for Reliable Systems Design ... 208
J. Raik

Dependable Embedded Systems: The German Research Foundation DFG Priority Program SPP 1500 ... 209
J. Henkel, O. Bringmann, A. Herkersdorf, W. Rosenstiel, N. Wehn

Introducing MEDIAN: A New COST Action On Manufacturable And Dependable Multicore Architectures At Nanoscale ... 210
M. Ottavi

A Robust Metric for Screening Outliers from Analogue Product Manufacturing Tests Responses 211
S. Krishnan, H. Kerkhoff
Author Index