

2012 IEEE Faible Tension Faible Consommation

(FTFC 2012)

**Paris, France
6 – 8 June 2012**



**IEEE Catalog Number: CFP1259N-PRT
ISBN: 978-1-4673-0822-9**



2012 IEEE Faible Tension Faible Consommation June 6 – 8, Paris, France

PAPERS INDEX

Session 1: Low Power Digital Design

[Keynote paper: University in the Past, University for the Future](#) ****%

Franco Maloberti

Department of Electronics, University of Pavia, Pavia, Italy

[Ultra-Low Voltage Digital Circuit Design: A Comparative Study](#) ****)

Aaron Arthurs, Justin Roark, Jia Di

University of Arkansas, Fayetteville, USA

[Ultra Low-Voltage and High Speed Dynamic and Static CMOS Precharge Logic](#) ****-

Y. Berg¹, O. Mirmotahari²

¹Vestfold University College, Horten, Norway

²University of Oslo, Norway

[Novel Ultra Low-Voltage and High-Speed CMOS Pass Transistor Logic](#) ****%

Y. Berg, M. Azadmehr

Vestfold University College, Horten, Norway

Session 2: Leakage Power Estimation and RFID

[Keynote paper: Engineers, You Have to Go for Greentech!](#) ****%+

C. Piguet

Centre Suisse d'Electronique et de Microtechnique SA (CSEM), Neuchâtel, Switzerland

[Statistical Leakage Estimation in 32nm CMOS Considering Cells Correlations](#) ****&%

Smriti Joshi¹, Anne Lombardot¹, Marc Belleville², Edith Beigne², Stéphane Girard³

¹STMicroelectronics, Crolles, France

²CEA, LETI, MINATEC Campus, Grenoble, France

³INRIA, Montbonnot, France

[Semi-Passive RFID Sensor Implant](#) *****)

Tobias Volk, Dirk Jansen

University of Applied Sciences Offenburg, Offenburg, Germany

[A New Oscillator-Based Random Number Generator](#) ****&

Julio Alexander Aguilar Angulo¹, Edith Kussener¹, Hervé Barthelemy¹, Benjamin Duval²

¹Institut Matériaux Microélectronique Nanosciences de Provence, UMR CNRS 6242, Marseille, France

²Analog IP's and Technologies Manager. INVIA. Aix-en-Provence, France

Session 3: Low Power Memories

[Invited paper: 0.5-V High-Speed Circuit Designs for Nanoscale SoCs](#) ****'

Kiyoo Itoh

Honorary Fellow at Hitachi Ltd, Japan

[Novel Triple-Threshold-Voltage Eight-Transistor SRAM Circuit with Enhanced Overall](#) *** ([Electrical Quality](#)

Hong Zhu, Volkan Kursun

The Hong Kong University of Science and Technology, Kowloon, Hong Kong

[Novel Differential Sensing for 0.5-V sub-32-nm UTBB FD-SOI SRAMs](#) ****',

K.A. Shaik¹, A. Amara¹, P. Flatresse², B. Giraud³, J.P. Noel², B.P. Prayer², D. Nagchoudhuri⁴

¹Institut Supérieur d'Electronique de Paris, Paris, France

²ST Microelectronics, Crolles, France

³CEA/LETI-MINATEC, Grenoble, France

⁴DA-IICT, Gandhinagar, Gujarat, India

[Low Power and Robust Ground Gated Memory Banks with Combined Write Assist](#) ****' (& [Techniques](#)

Hailong Jiao, Volkan Kursun

The Hong Kong University of Science and Technology, Kowloon, Hong Kong

[A Variation-Aware 0.57-V Set-Associative Cache with Mixed Associativity Using 7T/14T](#)****' (* [SRAM](#)

Jinwook Jung¹, Yohei Nakata¹, Shunsuke Okumura¹, Hiroshi Kawaguchi¹, Masahiko Yoshimoto^{1,2}

¹Graduate School of System Informatics, Kobe University, Japan

²JST CREST, Japan

Session 4: Variability Issues and Power Management

[Invited paper: Logic scaling assessment in 20nm and beyond under electrical and litho](#)****') \$ [constraints](#)

Mustafa Badaroglu

IMEC, Leuven, Belgium

[Local Environmental Variability Monitoring using Hypothesis Tests](#) ****') %

Lionel Vincent¹, Philippe Maurine², Edith Beigné¹, Suzanne Lesecq¹

¹CEA - LETI, MINATEC Campus, Grenoble, France

²LIRMM, Université Montpellier 2, Montpellier, France

[Statistical Cells Timing Metrics Characterization](#) ****'))

Zeqin Wu¹, Philippe Maurine¹, Nadine Azemard¹, Gilles Ducharme²

¹LIRMM, University of Montpellier II, Montpellier, France

²Dept. Math University of Montpellier II, Montpellier, France

[New High-Speed and Low-Power Radix-2^r Multiplication Algorithms](#) ****)-

A.K. Oudjida¹, A. Liacha¹, M.L. Berrandjia¹, N. Chaillet²

¹Centre de Développement des Technologies Avancées, Algiers, Algeria

²AS2M Department, FEMTO-ST Institute, Besançon, France

[Object-oriented Approach to Rapid Custom Instruction Design](#) *****'

Emna Kallel, Yassine Aoudni, Mohamed Abid

CES Laboratory, Univ. Sfax, ENIS School, Sfax, Tunisia

Session 5: System-Level Power Management

[Energy Analysis of a DVFS Based Power Strategy on ARM Platforms](#) ****+ +

Jabran Khan, Sébastien Bilavarn, Cécile Belleudy

Université de Nice-Sophia Antipolis, France

[Energy Leakage in Low Power Embedded Operating Systems using DVFS Policy](#) ****+%'

Bassem Ouni¹, Cécile Belleudy¹, Hajer Ben Rekhissa¹, Eric Senn²

¹University of Nice Sophia-Antipolis, LEAT CNRS, Sophia-Antipolis, France

²European University of South Brittany-UBS, Lab-STICC CNRS, Lorient, France

[Power Mode Selection in Embedded Systems with Performance Constraints](#) ****+)

Y. Akgul¹, D. Puschini¹, S. Lesecq¹, I. Miro-Panades¹, P. Benoit², L. Torres², E. Beigne¹

¹CEA LETI-MINATEC Campus, Grenoble, France

²LIRMM, Université Montpellier 2, UMR 5506-CC477, Montpellier, France

[Energy-modulated Quality of Service: New Scheduling Approach](#) ****+ +

Reza Ramezani, Danil Sokolov, Fei Xia, Alex Yakovlev

Newcastle University, United Kingdom

Session 6: Low Power Analog Design

[Invited paper: Massively Parallel Intracortical Sensing and Subsequent Treatment](#) ****, '

Mohamad Sawan

Polytechnique Montréal, Canada

[Ultra Low Voltage \$\Delta\Sigma\$ Modulation Using Biased Inverters in 130 nm CMOS](#) ****, (

Fridolin Michel, Michiel Steyaert

K.U.Leuven, Dept. Elektrotechniek ESAT-MICAS, Belgium

[An Ultra-Low Voltage Pseudo-Floating Gate Amplifier](#) ** , ,

Mehdi Azadmehr, Yngvar Berg

Vestfold University College, Institute of Technology, Horten, Norway

[A New Charge Pump Analysis and Efficiency Optimization Method for On-chip Charge Pump](#) ****- &

Xing Li, Chi-Ying Tsui, Wing-Hung Ki

Hong Kong University of Science and Technology, Kowloon, Hong Kong

Session 7: Wireless Communications and Low Power Applications

Planar fully depleted SOI technology: the convergence of high performance and low power towards multimedia mobile applications ***** *

Philippe Flatresse

STMicroelectronics, Grenoble, France

400–800 MHz Spectrum Sensing System for Cognitive Radio *****\$\$

Hsiao-Chin Chen, Guo-Jin Chang

National Taiwan University of Science and Technology, Taipei, Taiwan

Low Power Optimization for a 40nm RFCMOS Wireless Connectivity Chip *****\$(

Liang Lixin, Guo Gang, Philippe Royannez

ST-Ericsson, Connectivity – SoC, Singapore

Multi- V_T Ultra-Low-Power FPGA Implementation in 65nm CMOS Technology *****\$,

Guerric de Stree¹, David Bol² and Jean-Didier Legat²

¹Louvain School of Engineering, Université Catholique de Louvain, Louvain-la-Neuve, Belgium

²ICTEAM Institute, Université Catholique de Louvain, Louvain-la-Neuve, Belgium

Session 8: Variability Issues and Power Management

Self-Powered Ultra-low Power DC-DC Converter for RF Energy Harvesting *****%&

Salah-Eddine Adami¹, Vlad Marian¹, Nicolas Degrenne¹, Christian Vollaive¹, Bruno Allard¹, François Costa²

¹University of Lyon, Ecole Centrale de Lyon, Ampere Laboratory, Lyon, France

²University Paris Est Créteil SATIE Lab, ENS de Cachan, Cachan, France

Solar Energy Harvesting System Design Using Re-configurable Charge Pump *****%&

Xing Li, Chi-Ying Tsui, Wing-Hung Ki

Hong Kong University of Science and Technology, Kowloon, Hong Kong

Design of CNFET based Ternary Comparator using Grouping Logic *****&\$

Chetan Vudadha, Sai Phaneendra P, Goutham Makkena, Sreehari V, N Moorthy Muthukrishnan, M B Srinivas

Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, India