

# **2012 39th Annual International Symposium on Computer Architecture**

**(ISCA 2012)**

**Portland, Oregon, USA  
9 – 13 June 2012**



**IEEE Catalog Number: CFP12030-PRT  
ISBN: 978-1-4673-0475-7**

# Table of Contents

<b>ISCA 2012 Organization</b> .....	<b>ix</b>
<b>ISCA'12 Sponsors &amp; Supporters</b> .....	<b>xiii</b>
Session 1: Memory Systems I	
<b>RAIDR: Retention-Aware Intelligent DRAM Refresh</b> .....	<b>1</b>
<i>Jamie Liu, Ben Jaiyen, Richard M. Veras, Onur Mutlu (Carnegie Mellon University)</i>	
<b>PARDIS: A Programmable Memory Controller for the DDRx Interfacing Standards</b> .....	<b>13</b>
<i>Mahdi Nazm Bojnordi, Engin Ipek (University of Rochester)</i>	
<b>BOOM: Enabling Mobile Memory Based Low-Power Server DIMMs</b> .....	<b>25</b>
<i>Doe Hyun Yoon, Jichuan Chang, Naveen Muralimanohar, Parthasarathy Ranganathan (HP Labs)</i>	
<b>Towards Energy-Proportional Datacenter Memory with Mobile DRAM</b> .....	<b>37</b>
<i>Krishna T. Malladi, Frank Austin Nothaft, Karthika Periyathambi (Stanford University), Benjamin C Lee (Duke University), Christos Kozyrakis, Mark Horowitz (Stanford University)</i>	
Session 2A: GPU Architectures	
<b>Simultaneous Branch and Warp Interweaving for Sustained GPU Performance</b> .....	<b>49</b>
<i>Nicolas Brunie (Kalray and ENS de Lyon), Sylvain Collange (Universidade Federal de Minas Gerais), Gregory Damos (NVIDIA Research)</i>	
<b>CAPRI: Prediction of Compaction-Adequacy for Handling Control-Divergence in GPGPU Architectures</b> .....	<b>61</b>
<i>Minsoo Rhu, Mattan Erez (The University of Texas at Austin)</i>	
<b>iGPU: Exception Support and Speculative Execution on GPUs</b> .....	<b>72</b>
<i>Jaikrishnan Menon, Marc de Kruijf, Karthikeyan Sankaralingam (University of Wisconsin, Madison)</i>	
<b>Boosting Mobile GPU Performance With A Decoupled Access/Execute Fragment Processor</b> .....	<b>84</b>
<i>Jose Maria Arnau, Joan Manuel Parcerisa (Technical University of Catalonia), Polychronis Xekalakis (Intel Labs Barcelona)</i>	
Session 2B: Architectures for Security	
<b>Branch Regulation: Low-Overhead Protection from Code Reuse Attacks</b> .....	<b>94</b>
<i>Mehmet Kayaalp, Meltem Ozsoy, Nael Abu-Ghazaleh, Dmitry Ponomarev (SUNY at Binghamton)</i>	
<b>Side-Channel Vulnerability Factor: A Metric for Measuring Information Leakage</b> .....	<b>106</b>
<i>John Demme, Robert Martin, Adam Waksman, Simha Sethumadhavan (Columbia University)</i>	
<b>Time Warp: Rethinking Timekeeping and Performance Measurement Mechanisms to Mitigate Side Channels</b> .....	<b>118</b>
<i>Robert Martin, John Demme, Simha Sethumadhavan (Columbia University)</i>	
<b>Inspection Resistant Memory: Architectural Support for Security from Physical Examination</b> .....	<b>130</b>
<i>Jonathan Valamehr, Timothy Sherwood (UC Santa Barbara), Andrew Putnam, Daniel Shumow, Melissa Chase, Seny Kamara (Microsoft Research), Vinod Vaikuntanathan (University of Toronto)</i>	
Session 3A: Interconnection Networks	
<b>Tolerating Process Variations in Nanophotonic On-chip Networks</b> .....	<b>142</b>
<i>Yi Xu, Jun Yang, and Rami Melhem (University of Pittsburgh)</i>	
<b>A Micro-architectural Analysis of Switched Photonic Multi-chip Interconnects</b> .....	<b>153</b>
<i>Pranay Koka, Michael O. McCracken, Herb Schwetman (Oracle Labs), Chia-Hsin Chen (MIT), Xuezhe Zheng, Ron Ho, Kannan Raj, Ashok V. Krishnamoorthy (Oracle Labs)</i>	

## Table of Contents

<b>Enhancing Effective Throughput for Transmission Line-Based Bus.....</b>	<b>165</b>
<i>Aaron Carpenter, Jianyun Hu, Ovunc Kocabas, Michael Huang, Hui Wu (University of Rochester)</i>	
<b>A Case for Random Shortcut Topologies for HPC Interconnects.....</b>	<b>177</b>
<i>Michihiro Koibuchi (National Institute of Informatics), Hiroki Matsutani, Hideharu Amano (Keio University), D. Frank Hsu (Fordham University), Henri Casanova (University of Hawaii at Manoa)</i>	
Session 3B-1: Architectures for Software Productivity	
<b>Watchdog: Hardware for Safe and Secure Manual Memory Management and Full Memory Safety .....</b>	<b>189</b>
<i>Santosh Nagarakatte, Milo M K Martin, Steve Zdancewic (University of Pennsylvania)</i>	
<b>RADISH: Always-On Sound and Complete Race Detection in Software and Hardware .....</b>	<b>201</b>
<i>Joseph Deviitti, Benjamin Wood (University of Washington), Karin Strauss (Microsoft Research and University of Washington), Luis Ceze, Dan Grossman (University of Washington), Shaz Qadeer (Microsoft Research)</i>	
Session 3B-2: Heterogeneity	
<b>Scheduling Heterogeneous Multi-Cores through Performance Impact Estimation (PIE).....</b>	<b>213</b>
<i>Kenzo Van Craeynest (Ghent University), Aamer Jaleel (Intel), Lieven Eeckhout (Ghent University), Paolo Narvaez, Joel Emer (Intel/MIT)</i>	
<b>The Yin and Yang of Power and Performance for Asymmetric Hardware and Managed Software.....</b>	<b>225</b>
<i>Ting Cao, Stephen M Blackburn, Tiejun Gao (The Australian National University), Kathryn S McKinley (Microsoft Research, The University of Texas at Austin)</i>	
Session 4: Circuits and Technology	
<b>Lane Decoupling for Improving the Timing-Error Resiliency of Wide-SIMD Architectures .....</b>	<b>237</b>
<i>Evgeni Krimer (The University of Texas at Austin), Patrick Chiang (Oregon State University), Mattan Erez (The University of Texas at Austin)</i>	
<b>VRSync: Characterizing and Eliminating Synchronization-Induced Voltage Emergencies in Many-core Processors .....</b>	<b>249</b>
<i>Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu (The Ohio State University)</i>	
Session 5: Reliability	
<b>Euripus: A Flexible Unified Hardware Memory Checkpointing Accelerator for Bidirectional Debugging and Reliability .....</b>	<b>261</b>
<i>Ioannis Doudalis (Intel, Georgia Institute of Technology), Milos Prvulovic (Georgia Institute of Technology)</i>	
<b>A First-Order Mechanistic Model for Architectural Vulnerability Factor .....</b>	<b>273</b>
<i>Arun Arvind Nair (University of Texas at Austin), Stijn Eyerman, Lieven Eeckhout (Ghent University, Belgium), Lizy Kurian John (University of Texas at Austin)</i>	
<b>LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems.....</b>	<b>285</b>
<i>Aniruddha N. Udipi (University of Utah), Naveen Muralimanohar (HP Labs), Rajeev Balasubramonian, Al Davis (University of Utah), Norman P. Jouppi (HP Labs)</i>	
Session 6A: Cache Systems	
<b>Reducing memory reference energy with Opportunistic Virtual Caching.....</b>	<b>297</b>
<i>Arkaprava Basu, Michael M. Swift, Mark D. Hill (University of Wisconsin-Madison)</i>	
<b>Improving Writeback Efficiency with Decoupled Last-Write Prediction .....</b>	<b>309</b>
<i>Zhe Wang, Samira M. Khan, Daniel A. Jiménez (The University of Texas at San Antonio)</i>	
<b>FLEXclusion: Balancing Cache Capacity and On-Chip Traffic via Flexible Exclusion .....</b>	<b>321</b>
<i>Jaewoong Sim, Jaekyu Lee, Moinuddin K. Qureshi, Hyesoon Kim (Georgia Institute of Technology)</i>	

# Table of Contents

## Session 6B: Dependable Architectures

<b>Setting an Error Detection Infrastructure with Low Cost Acoustic Wave Detectors</b> .....	333
<i>Gaurang Upasani (UPC), Xavier Vera (Intel), Antonio Gonzalez (Intel &amp; UPC)</i>	
<b>Viper: Virtual Pipelines for Enhanced Reliability</b> .....	344
<i>Andrea Pellegrini, Joseph Greathouse, Valeria Bertacco (University of Michigan)</i>	
<b>A Defect-Tolerant Accelerator for Emerging High-Performance Applications</b> .....	356
<i>Olivier Temam (INRIA)</i>	

## Session 7A: Memory Systems II

<b>A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM</b> .....	368
<i>Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu (Carnegie Mellon University)</i>	
<b>PreSET: Improving Read-Write Performance of Phase Change Memories by Exploiting Asymmetry in Write Times</b> .....	380
<i>Moinuddin Qureshi (Georgia Institute of Technology), Michele Franceschini, Ashish Jagmohan, Luis Lastras (IBM)</i>	
<b>Buffer-On-Board Memory System</b> .....	392
<i>Elliott Cooper-Balis, Paul Rosenfeld, Bruce Jacob (University Of Maryland)</i>	

## Session 7B: Scheduling and Resource Management

<b>PAQ: Physically Addressed Queuing for Resource Conflict Avoidance in Solid State Disk</b> .....	404
<i>Myoungsoo Jung, Ellis H. Wilson III, Mahmut Kandemir (The Pennsylvania State University)</i>	
<b>Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems</b> .....	416
<i>Rachata Ausavarungnirun (Carnegie Mellon University), Gabriel Loh (Advanced Micro Devices), Kevin Chang, Lavanya Subramanian, Onur Mutlu (Carnegie Mellon University)</i>	
<b>Probabilistic Shared Cache Management (PriSM)</b> .....	428
<i>R Manikantan (Indian Institute of Science), Kaushik Rajan (Microsoft Research), R Govindarajan (Indian Institute of Science)</i>	

## Session 8: Application Analysis

<b>Can Traditional Programming Bridge the Ninja Performance Gap for Parallel Computing Applications?</b> .....	440
<i>Nadathur Satish, Changkyu Kim, Jatin Chhugani, Hideki Saito, Rakesh Krishnaiyer, Mikhail Smelyanskiy, Milind Girkar, Pradeep Dubey (Intel Corporation)</i>	
<b>Harmony: Collection and Analysis of Parallel Block Vectors</b> .....	452
<i>Melanie Kambadur, Kui Tang, Martha Kim (Columbia University)</i>	

## Session 9: Virtualized Systems

<b>Configurable Fine-Grain Protection for Multicore Processor Virtualization</b> .....	464
<i>David Wentzlaff (Princeton University), Christopher J. Jackson (Tilera), Patrick Griffin (Google), Anant Agarwal (Tilera)</i>	
<b>Revisiting Hardware-Assisted Page Walks for Virtualized Systems</b> .....	476
<i>Jeongseob Ahn, Seongwook Jin, Jaehyuk Huh (KAIST)</i>	

# Table of Contents

## Session 10A: Data Centers

<b>Managing Distributed UPS Energy for Effective Power Capping in Data Centers</b> .....	<b>488</b>
<i>Vasileios Kontorinis, Liuyi Zhang, Baris Aksanli, Jack Sampson, Houman Homayoun (UCSD), Eddie Pettis (Google), Tajana Rosing, Dean Tullsen (UCSD)</i>	
<b>Scale-Out Processors</b> .....	<b>500</b>
<i>Pejman Lotfi-Kamran, Boris Grot (EPFL), Michael Ferdman (CMU/EPFL), Stavros Volos, Onur Kocberber, Javier Picorel, Almutaz Adileh, Djordje Jevdjic (EPFL), Sachin Idgunji, Emre Ozer (ARM), Babak Falsafi (EPFL)</i>	
<b>iSwitch: Coordinating and Optimizing Renewable Energy Powered Server Clusters</b> .....	<b>512</b>
<i>Chao Li, Amer Qouneh, Tao Li (University of Florida)</i>	

## Session 10B: HW/SW Interface and Flexibility

<b>End-To-End Sequential Consistency</b> .....	<b>524</b>
<i>Abhayendra Singh, Satish Narayanasamy (University of Michigan, Ann Arbor), Daniel Marino (Symantec), Todd Millstein (University of California, Los Angeles), Madanlal Musuvathi (Microsoft Research, Redmond)</i>	
<b>BlockChop: Dynamic Squash Elimination for Hybrid Processor Architecture</b> .....	<b>536</b>
<i>Jason Mars (University of Virginia), Naveen Kumar (Intel Labs)</i>	
<b>The Dynamic Granularity Memory System</b> .....	<b>548</b>
<i>Doe Hyun Yoon (HP Labs), Michael Sullivan, Min Kyu Jeong, Mattan Erez (The University of Texas at Austin)</i>	
<b>Author Index</b> .....	<b>561</b>