

2012 IEEE International Reliability Physics Symposium (IRPS 2012)

**Anaheim, California, USA
15-19 April 2012**

Pages 1-465



**IEEE Catalog Number: CFP12RPS-PRT
ISBN: 978-1-4577-1678-2**

TABLE OF CONTENTS

SESSION 2A: MEMORY

2A-1 Assessment of Distributed-cycling Schemes on 45nm NOR Flash Memory Arrays	1
<i>Carmine Miccoli, Christian Monzio Compagnoni, Luca Chiavarone, Silvia Beltrami, Andrea L. Lacaita, Alessandro S. Spinelli, Angelo Visconti</i>	
2A-2 Impact of Program/Erase Stress Induced Hole Current on Data Retention Degradation for MONOS Memories	8
<i>Shosuke Fujii, Ryota Fujitsuka, Katsuyuki Sekine, Haruka Kusai, Kiwamu Sakuma, Masato Koyama</i>	
2A-3 Reliability Study of Magnetic Tunnel Junction with Naturally Oxidized MgO Barrier	13
<i>Chikako Yoshida, Toshihiro Sugii</i>	

SESSION 2B: PROCESS INTEGRATION/3D/TSV

2B-1 Copper through Silicon via (TSV) for 3D Integration	18
<i>C. Kothandaraman, B. Himmel, J. Safran, J. Goltz, G. Maier, M. G. Farooq, T. Graves-Abe, W. Landers, R. Volant, K. Petrarca, F. Chen, T. D. Sullivan, G. LaRosa, N. Robson, R. Hannon, S. S. Iyer</i>	
2B-2 Assembly Process Integration Challenges and Reliability Assessment of Multiple 28nm FPGAs Assembled on a Large 65nm Passive Interposer	22
<i>Raghunandan Chaware, Kumar Nagarajan, Kenny Ng, S. Y. Pai</i>	
2B-3 Impact of through Silicon Vias on Front-End-of-Line Performance After Thermal Cycling and Thermal Storage	27
<i>V. O. Cherman, J. De Messemaeker, K. Croes, B. Dimcic, G. Van der Plas, I. De Wolf, G. Beyer, B. Swinnen, E. Beyne</i>	
2B-4 Impact of Cu Diffusion from Cu Through-Silicon Via (TSV) on Device Reliability in 3-D LSIs Evaluated by Transient Capacitance Measurement	32
<i>Kangwook Lee, Jichel Bea, Yuki Ohara, Takafumi Fukushima, Tetsu Tanaka, Mitsumasa Koyanagi</i>	

SESSION 2C: COMPOUND/OPTO ELECTRONICS

2C-1 Reliability of AlGaIn/GaN HEMTs: An Overview of the Results Generated Under the ONR DRIFT Program	38
<i>Umesh K. Mishra, Marek Skowronski, Jasprit Singh, Robert Trew, Steve Ringel, Martin Kuball, Ron Schrimpf, Tomas Palacios, Umesh Mishra</i>	
2C-2 Impact of Hot Electrons on the Reliability of AlGaIn/GaN High Electron Mobility Transistors	44
<i>Matteo Meneghini, Antonio Stocco, Riccardo Silvestri, Nicolò Ronchi, Gaudenzio Meneghesso, Enrico Zanoni</i>	
2C-3 Direct Correlation Between Specific Trap Formation and Electrical Stress-Induced Degradation in MBE-Grown AlGaIn/GaN HEMTs	49
<i>A. Sasikumar, A. Arehart, S. A. Ringel, S. Kaun, M. H. Wong, U. K. Mishra, J. S. Speck</i>	
2C-4 Long Duration High Temperature Storage Test on GaN HEMTs	55
<i>F. Vitobello, A. R. Barnes</i>	

SESSION 2D: FAILURE ANALYSIS

2D-1 Comparison of Applications of Laser Probing, Laser-Induced Circuit Perturbation and Photon Emission for Failure Analysis and Yield Enhancement	61
<i>Steven Kasapi, Roy Ng, Joy Liao, William Lo, Bruce Cory, Howard Marks</i>	
2D-2 Near-Infrared Photon Emission Spectroscopy of a 45 nm SOI Ring Oscillator	71
<i>Ulrike Kindereit, Alan J. Weger, Franco Stellari, Peilin Song, Herve Deslandes, Ted Lundquist, Prasad Sabbineni</i>	
2D-3 A Simple Visualizing Technique of Impurity Diffusion Layer Using Porous Silicon Phenomena	78
<i>N. Yamaguchiya, Y. Hirose, N. Nakanishi, H. Maeda, E. Yoshida, T. Katayama, T. Koyama</i>	
2D-4 Direct Observation of Boron-Dopant Fluctuation by Site-Specific Scanning Spreading Resistance Microscopy	84
<i>L. Zhang, Y. Mitani, A. Kinoshita, S. Takeno, K. Suguro, I. Mizushima, S. Mori, K. Yamamoto, J. Koga, K. Hara, Y. Hayase, S. Ogata</i>	

2D-5 A Study of Junction Photocurrent Changes Caused by Defective Gate Oxide	89
<i>Hung Sung Lin</i>	
2D-6 Pulsed Laser Assisted Chemical Etch for Analytic Surface Preparation	93
<i>Robert Chivas, Scott Silverman, Niru Dandekar</i>	

SESSION 2E: CHIP-PACKAGE INTERACTION

2E-1 CPI Challenges to BEOL at 28nm Node and Beyond	101
<i>Vivian Ryan, Dirk Breuer, Holm Geisler, Dimitri Kioussis, Matthias U. Lehr, Jens Paul, Kashi Machani, Chirag Shah, Sven Kosgalwies, Lothar Lehmann, Jaesik Lee, Frank Kuechenmeister, E. Todd Ryan, Kamal Karimanal</i>	
2E-2 Low-k - Package Integration Challenges and Options for Reliability Qualification	107
<i>A. E. Lucero, Guanghai Xu, D. Huitink</i>	
2E-3 FET Arrays As CPI Sensors for 3D Stacking and Packaging Characterization	114
<i>A. Ivankovic, V. Cherman, G. Van der Plas, B. Vandeveld, G. Beyer, E. Beyne, I. De Wolf, D. Vandepitte</i>	
2E-4 Die-Package Stress Interaction Impact Performance	123
<i>Gerald S. Leatherman, Jessica Xu, Jeffrey Hicks, Bahattin Kilic, Daniel Pantuso</i>	
2E-5 Electromigration Degradation Mechanism Analysis of SnAgCu Interconnects for eWLB Package	129
<i>T. Frank, C. Chappaz, L. Arnaud, X. Federspiel, F. Colella, E. Petitprez, L. Anghel</i>	
2E-6 The Impact of 45 to 28nm Node-Scaling on the Electromigration of Flip-Chip Bumps	135
<i>Christine Hau-Riege, You-Wen Yau, Lily Zhao</i>	

SESSION 2F: CIRCUITS RELIABILITY

2F-1 Goldilocks Failures: Not Too Soft, Not Too Hard	140
<i>Sani R. Nassif, Veit B. Kleeberger, Ulf Schlichtmann</i>	
2F-2 Aging Statistics Based on Trapping/Detrapping: Silicon Evidence, Modeling and Long-Term Prediction	145
<i>Jyothi B. Velamala, Ketul B. Sutaria, Takashi Sato, Yu Cao</i>	
2F-3 An Analysis of the Benefits of NBTI Recovery Under Circuit Operating Conditions	150
<i>Haldun Kuftuoglu, C. Chancellor, M. Chen, V. Reddy</i>	
2F-4 HCI vs. BTI? - Neither One's Out	156
<i>Christian Schlünder, Stefano Aresu, Georg Georgakos, Werner Kanert, Hans Reisinger, Karl Hofmann, Wolfgang Gustin</i>	
2F-5 Impact of Interconnect Length on BTI and HCI Induced Frequency Degradation	162
<i>Xiaofei Wang, Pulkrit Jain, Dong Jiao, Chris H. Kim</i>	
2F-6 Usage-Based Degradation of SRAM Arrays Due to Bias Temperature Instability	168
<i>Aditya Bansal, Jae-Joon Kim, Rahul Rao</i>	

SESSION 3A: BEOL DIELECTRICS

3A-1 Tailoring Dielectric Materials for Robust BEOL Reliability	172
<i>G. Bonilla, T. M. Shaw, E. G. Liniger, S. Cohen, S. M. Gates, A. Grill, H. Shobha, C. J. Penny, E. Todd Ryan</i>	
3A-2 Reliability of Porous Low-K Dielectrics under Dynamic Voltage Stressing	178
<i>Shou-Chung Lee, A. S. Oates</i>	
3A-3 Experimental Confirmation of Electron Fluence Driven, Cu Catalyzed Interface Breakdown Model for Low-k TDDB	184
<i>Fen Chen, Jeffrey Gambino, Michael Shinosky, John Aitken, Elbert Huang, Stephan Cohen, Chih-Chao Yang, Dan Edelstein, Yun Wang, Terry Kane, Dimitri Kioussis</i>	
3A-4 Study of TDDB Reliability in Misaligned via Chain Structures	193
<i>W. Liu, Y. K. Lim, J. B. Tan, W. Y. Zhang, H. Liu, S. Y. Siah</i>	
3A-5 Back-End Dielectrics Reliability Under Unipolar and Bipolar AC-Stress	199
<i>E. Chery, X. Federspiel, G. Beylier, C. Besset, D. Roy, F. Volpi, J. -M. Chaix</i>	

SESSION 3B: TRANSISTORS/TFTS

3B-1 28nm Node Bulk vs FDSOI Reliability Comparison	205
<i>X. Federspiel, D. Angot, M. Rafik, F. Cacho, A. Bajolet, N. Planes, D. Roy, M. Haond, F. Arnaud</i>	

3B-2 Impact of Backside Interface on Hot Carriers Degradation of Thin Film FDSOI NMOSFETs	209
<i>L. Brunet, X. Garros, A. Bravaix, A. Subirats, F. Andrieu, O. Weber, P. Scheiblin, M. Rafik, E. Vincent, G. Reibold</i>	
3B-3 Simulation and Modeling of Hot Carrier Degradation of Cascoded NMOS Transistors for Power Management Applications	214
<i>D. Varghese, G. Mathur, V. Reddy, J. Heater, S. Krishnan</i>	
3B-4 Understanding of Hot-Carrier-Injection Induced IDLIN Kink Effect in Sub-100nm HV NLD MOS	218
<i>D. J. Wu, D. Maji, J. R. Shih, Y. -H. Lee, C. C. Liu, Y. H. Huang, R. Ranjan, K. Wu</i>	
3B-5 Statistical Analysis of Random Telegraph Noise Reduction Effect by Separating Channel From the Interface	224
<i>A. Yonezawa, A. Teramoto, R. Kuroda, H. Suzuki, S. Sugawa, T. Ohmi</i>	

SESSION 3C: SOFT ERRORS

3C-1 Technology Scaling and Soft Error Reliability	231
<i>Lloyd W. Massengill, Bharat L. Bhuvra, W. Timothy Holman, Michael L. Alles, T. Daniel Loveless</i>	
3C-2 Alpha-Induced Soft Errors in Floating Gate Flash Memories	238
<i>M. Bagatin, S. Gerardin, A. Paccagnella, V. Ferlet-Cavrois</i>	
3C-3 Scaling Effect and Circuit Type Dependence of Neutron Induced Single Event Transient	245
<i>Hideyuki Nakamura, Taiki Uemura, Kan Takeuchi, Toshikazu Fukuda, Shigetaka Kumashiro, Tohru Mogami</i>	
3C-4 Experimental Characterization of Process Corners Effect on SRAM Alpha and Neutron Soft Error Rates	252
<i>Gilles Gasiot, Maximilien Glorieux, Slawosz Uznanski, Sylvain Clerc, Philippe Roche</i>	
3C-5 Real-Time Soft-Error Testing of 40nm SRAMs	257
<i>J. L. Autran, S. Serre, D. Munteanu, S. Martinie, S. Sauze, S. Usnanski, G. Gasiot, P. Roche</i>	

SESSION 3D: COMPOUND/OPTOELECTRONICS

3D-1 GaN Power Device and Reliability for Automotive Applications	266
<i>Tetsu Kachi, Daigo Kikuta, Tsutomu Uesugi</i>	
3D-2 Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaIn/GaN HEMTs	270
<i>Michael D. Hodge, Ramakrishna Vetury, Jeffrey B. Shealy</i>	
3D-3 Analysis and Prediction of Stability in Commercial, 1200 V, 33A, 4H-SiC MOSFETs	276
<i>S. DasGupta, R. J. Kaplar, M. J. Marinella, M. A. Smith, S. Atcitty</i>	
3D-4 Effects of Channel Hot Carrier Stress on III-V Bulk Planar MOSFETs	281
<i>N. Wrachien, A. Cester, D. Bari, E. Zanoni, G. Meneghesso, Y. Q. Wu, P. D. Ye</i>	

SESSION 3E: ESD AND LATCHUP

3E-1 Engineering Optimal High Current Characteristics of High Voltage DENMOS	288
<i>Akram A. Salman, Farzan Farbiz, Aravind Appaswamy, Hans Kunz, Gianluca Boselli, Dissegna Mariano</i>	
3E-2 Exponential-Edge Transmission Line Pulsing for Snap-Back Device Characterization	294
<i>Nicholas Thomson, Nathan Jack, Elyse Rosenbaum</i>	
3E-3 Layout Sensitivities of Transient External Latchup	300
<i>Arjun Kripanidhi, Elyse Rosenbaum</i>	
3E-4 Design and Fabrication of SiGe MEMS Structures with High Intrinsic ESD Robustness	306
<i>Sandeep Sangameswaran, Vladimir Cherman, Jeroen De Coster, Ann Witvrouw, Guido Groeseneken, Ingrid De Wolf</i>	

SESSION 3F: THERMO-MECHANICAL/MEMS

3F-1 NEMS based Logic and Memory Circuits	312
<i>Jae Eun Jang, Gehan A. J. Amaratunga</i>	
3F-3 A Non-Obtrusive Technique to Characterize Dielectric Charging in RF-MEMS Capacitive Switches	314
<i>Sambit Palit, Ankit Jain, Muhammad A. Alam</i>	

SESSION 4A: PHOTOVOLTAIC DEVICES

4A-1 Methodology for Delivering Reliable CIGS Based Building Integrated Photovoltaic (BIPV) Products	320
<i>Rebekah Feist, Michael Mills, Narayan Ramesh</i>	
4A-2 Relative Lifetime Prediction for CPV Die-Attach Layers	324
<i>Timothy J. Silverman, Nick Bosco, Sarah Kurtz</i>	
4A-3 Mechanical Strength and Reliability of a Novel Thin Monocrystalline Silicon Solar Cell	332
<i>Dewei Xu, Paul S. Ho, Rajesh A. Rao, Leo Mathew, Scott Smith, Sayan Saha, Dabraj Sarkar, Curt Vass, Dharmesh Jawarani</i>	
4A-4 End to End Modeling for Variability and Reliability Analysis of Thin Film Photovoltaics	339
<i>Sourabh Dongaonkar, Muhammad A. Alam</i>	
4A-5 Stability of Organic Solar Cells	345
<i>Vikram L. Dalal, Robert Mayer, Joydeep Bhattacharya, Mehram Samiee</i>	

SESSION 4B: SYSTEM RELIABILITY

4B-1 A Predictive Bottom-Up Hierarchical Approach to Digital System Reliability	349
<i>V. Huard, E. Pion, F. Cacho, D. Croain, V. Robert, R. Delater, P. Mergault, S. Engels, P. Flatresse, N. Ruiz Amador, L. Anghel</i>	
4B-2 On Component Reliability and System Reliability for Space Missions	359
<i>Yuan Chen, Amanda M. Gillespie, Mark W. Monaghan, Michael J. Sampson, Robert F. Hodson</i>	
4B-3 System-Level Reliability Using Component-Level Failure Signatures	367
<i>R. Wong, B. L. Bhuvu, Arian Evans, S. -J. Wen</i>	
4B-4 Scaled CMOS Reliability and Considerations for Spacecraft Systems: Bottom-up and Top-down Perspectives	374
<i>Mark White</i>	
4B-5 The Reliability Approaches and Requirements for IC Component in Telecom System	379
<i>Fujun Guo, Jiang Zhou, Ronghua Xie</i>	

SESSION 4C: MEDICAL ELECTRONICS

4C-1 On-Chip Silicon Odometers and Their Potential Use in Medical Electronics	388
<i>John Keane, Chris H. Kim</i>	
4C-2 New Technology of In-Vivo Monitoring of Functional State of Organs and Systems of Human Body	396
<i>S. A. Kostylev, S. A. Yatsunenko, A. G. Yatsunenko</i>	
4C-3 Implantable Electrical Feedthrough Reliability Demonstration Testing and Life Prediction	404
<i>Zhi Fang, Andy Thom, Lea Nygren</i>	

SESSION 5A: TRANSISTORS/TFTS

5A-1 Bias Temperature Instability in High-k/Metal Gate Transistors - Gate Stack Scaling Trends	409
<i>Siddarth Krishnan, Vijay Narayanan, Eduard Cartier, Dimitris Ioannou, Kai Zhao, Takashi Ando, Unoh Kwon, Barry Linder, James Stathis, Michael Chudzik, Andreas Kerber, Kisik Choi</i>	
5A-2 The Relevance of Deeply-Scaled FET Threshold Voltage Shifts for Operation Lifetimes	415
<i>B. Kaczer, J. Franco, M. Toledano-Luque, Ph. J. Roussel, M. F. Bukhori, A. Asenov, B. Schwarz, M. Bina, T. Grasser, G. Groeseneken</i>	
5A-3 A Consistent Physical Framework for N and P BTI in HKMG MOSFETs	421
<i>Kaustubh Joshi, Subhadeep Mukhopadhyay, Nilesh Goel, Souvik Mahapatra</i>	
5A-4 Impact of Single Charged Gate Oxide Defects on the Performance and Scaling of Nanoscaled FETs	431
<i>J. Franco, B. Kaczer, M. Toledano-Luque, Ph. J. Roussel, J. Mitard, L. -Å. Ragnarsson, L. Witters, T. Chiarella, M. Togo, N. Horiguchi, G. Groeseneken, M. F. Bukhori, T. Grasser, A. Asenov</i>	
5A-5 Evidence for the Transformation of Switching Hole Traps into Permanent Bulk Traps under Negative-Bias Temperature Stressing of High-k Gate P-MOSFETs	437
<i>Y. Gao, D. S. Ang, C. D. Young, G. Bersuker</i>	

SESSION 5B: SOFT ERRORS

5B-1 A Review of Real-Time Soft-Error Rate Measurements in Electronic Circuits	442
<i>J. L. Autran, D. Munteanu, S. Serre, S. Sauze</i>	
5B-2 Parasitic Bipolar Effects on Soft Errors to Prevent Simultaneous Flips of Redundant Flip-Flops	444
<i>Kuiyuan Zhang, Ryosuke Yamamoto, Jun Furuta, Kazutoshi Kobayashi, Hidetoshi Onodera</i>	
5B-3 Effects of Charge Confinement and Angular Strikes in 40 nm Dual- and Triple-Well Bulk CMOS SRAMs	448
<i>Indranil Chatterjee, Bharat L. Bhuva, Ronald D. Schrimpf, Balaji Narasimham, J. K. Wang, B. Bartz, E. Pitta, M. Buer</i>	
5B-4 Mitigation Technique Against Multi-Bit-Upset without Area, Performance and Power Overhead	455
<i>Taiki Uemura, Ryo Tanabe, Hideya Matsuyama</i>	
5B-5 NMOS-Inside 6T SRAM Layout Reducing Neutron-Induced Multiple Cell Upsets	461
<i>Shusuke Yoshimoto, Takuro Amashita, Shunsuke Okumura, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	

SESSION 5C: PRODUCT RELIABILITY

5C-1 Gate Dielectric TDDB Characterizations of Advanced High-K and Metal-Gate CMOS Logic Transistor Technology	466
<i>S. Pae, C. Prasad, S. Ramey, J. Thomas, A. Rahman, R. Lu, J. Hicks, S. Batzer, Q. Zhao, J. Hatfield, M. Liu, C. Parker, B. Woolery</i>	
5C-2 Burn-In Stress Induced BTI Degradation and Post-Burn-In High Temperature Anneal (Bake) Effects in Advanced HKMG and Oxynitride Based CMOS Ring Oscillators	471
<i>Dimitris P. Ioannou, Steve Mittl, Dave Brochu</i>	
5C-3 Impact of VLSI Technology Scaling on HTOL	476
<i>Robert Kwasnick, Matthew Reilly, Jonathan Hatfield, Scott C. Johnson, Anisur Rahman</i>	
5C-4 Product Reliability at Low Failure Rates: Wrong Expectations and Real Limitations	481
<i>Werner Kanert</i>	

SESSION 5D: GATE DIELECTRICS

5D-1 Challenges for Introducing Ge and III/V Devices in CMOS Technology	486
<i>M. Heyns, A. Alian, G. Brammertz, M. Caymax, G. Eneman, J. Franco, F. Gencarelli, G. Groeseneken, G. Hellings, A. Hikavy, M. Houssa, B. Kaczer, D. Lin, R. Loo, C. Merckling, M. Meuris, J. Mitard, L. Nyns, S. Sioncke, W. Vandervorst, B. Vincent, N. Waldron, L. Witters</i>	
5D-2 Multi-Technique Study of Defect Generation in High-k Gate Stacks	496
<i>D. Veksler, G. Bersuker, H. Madan, L. Vandelli, M. Minakais, K. Matthews, C. D. Young, S. Datta, C. Hobbs, P. D. Kirsch</i>	
5D-3 New Insights into SILC-Based Life Time Extraction	501
<i>C. D. Young, G. Bersuker, M. Jo, K. Matthews, J. Huang, S. Deora, K. -W. Ang, T. Ngai, C. Hobbs, P. D. Kirsch, A. Padovani, L. Larcher</i>	
5D-4 Intrinsic Correlation between PBTI and TDDB Degradations in nMOS HK/MG Dielectrics	506
<i>Jiaqi Yang, Muhammad Masuduzzaman, Kaustubh Joshi, Subhadeep Mukhopadhyay, Jinfeng Kang, Souvik Mahapatra, Muhammad A. Alam</i>	

SESSION 5E: ELECTROMIGRATION/VOIDING

5E-1 Geometry, Kinetics, and Short Length Effects of Electromigration in Mn Doped Cu Interconnects at the 32nm Technology Node	513
<i>Cathryn Christiansen, Baozhen Li, Matthew Angyal, Terence Kane, Vincent McGahay, Yun Yu Wang, Shaoning Yao</i>	
5E-2 Stress Voiding Characteristics of Cu/Low K Interconnects Under Long Term Stresses	517
<i>Baozhen Li, Dinesh Badami</i>	
5E-3 Investigation of New Stress Migration Failure Modes in Highly Scaled Cu/Low-k Interconnects	523
<i>S. -F. Chen, J. H. Lin, S. Y. Lee, Y. -H. Lee, R. C. Wang, C. C. Chiu, J. Y. Cheng, K. Wu</i>	

SESSION 5F: THERMO-MECHANICAL/MEMS

5F-1 TSV Defects and TSV-Induced Circuit Failures: The Third Dimension in Test and Design-for-Test	528
<i>Krishnendu Chakrabarty, Sergej Deutsch, Himanshu Thapliyal, Fangming Ye</i>	
5F-2 Thermomechanical Reliability Challenges Induced by High Density Cu TSVs and Metal Micro-Joining for 3-D ICs	540
<i>Kangwook Lee, Takafumi Fukushima, Tetsu Tanaka, Mitsumasa Koyanagi</i>	
5F-3 Gate Oxide Reliability Improvement for CMOS and MEMS Monolithic Integration	544
<i>L. Y. Tsai, P. C. Yeh, L. -Y. Leu, X. X. Kuo, J. R. Shih, Y. -H. Lee, K. Wu, W. C. Tai, C. M. Hung, C. Y. Yang, S. F. Chen</i>	

SESSION 6A: GATE DIELECTRICS AND PROCESS INTEGRATIONS/3D/TSV

6A-1 Role of Grain Boundary Percolative Defects and Localized Trap Generation on the Reliability Statistics of High-k Gate Dielectric Stacks	550
<i>N. Raghavan, K. L. Pey, K. Shubhakar, X. Wu, W. H. Li, M. Bosman</i>	
6A-2 Generalized Successive Failure Methodology for Non-Weibull Distributions and Its Applications to SiO₂ or High-k/SiO₂ Bilayer Dielectrics and Extrinsic Failure Mode	561
<i>Ernest Wu, Jordi Suñé, Charles LaRow</i>	
6A-3 Performance, Variability and Reliability of Silicon Tri-Gate Nanowire MOSFETs	568
<i>Masumi Saitoh, Kensuke Ota, Chika Tanaka, Yukio Nakabayashi, Ken Uchida, Toshinori Numata</i>	
6A-4 Investigation of Emerging Middle-of-Line Poly Gate-to-Diffusion Contact Reliability Issues	574
<i>Fen Chen, Steve Mittl, Michael Shinosky, Ann Swift, Rick Kontra, Brent Anderson, John Aitken, Yanfeng Wang, Emily Kinsler, Mahender Kumar, Yun Wang, Terence Kane, Kai D. Feng, William K. Henson, Dan Mocuta, Di-an Li</i>	
6A-5 Reliability Characterization of 32nm High-K Metal Gate SOI Technology with Embedded DRAM	583
<i>Steve Mittl, Ann Swift, Ernest Wu, Dimitris Ioannou, Fen Chen, Greg Massey, Nilufa Rahim, Mike Hauser, Paul Hyde, Joe Lukaitis, Stew Rauch, Sudesh Saroop, Yanfeng Wang</i>	

SESSION 6B: ELECTROMIGRATION/VOIDING

6B-1 Practical Implications of Chip-Level Statistical Electromigration	590
<i>Anthony Schmitz</i>	
6B-2 The Scaling of Electromigration Lifetimes	595
<i>A. S. Oates, M. H. Lin</i>	
6B-3 Electromigration Recovery and Short Lead Effect Under Bipolar- and Unipolar-Pulse Current	602
<i>Ki-Don Lee</i>	
6B-4 Initial Void Characterization in 30nm Wide Polycrystalline Cu Line Using a Local Sense EM Test Structure	606
<i>Tomoyuki Kirimura, Kristof Croes, Yunlong Li, Steven Demuyneck, Christopher J. Wilson, Melina Lofrano, Zsolt Tokei</i>	

SESSION 6C: MEMORY

6C-1 Resistance Drift in Phase Change Memory	612
<i>Jing Li, Binquan Luan, Chung Lam</i>	
6C-2 The Impact of Melting During RESET Operation on the Reliability of Phase Change Memory	618
<i>Pei-Ying Du, Jau-Yi Wu, Tzu-Hsuan Hsu, Ming-Hsiu Lee, Tien-Yen Wang, Huai-Yu Cheng, Erh-Kun Lai, Sheng-Chih Lai, Hsiang-Lan Lung, SangBum Kim, Matthew J. BrightSky, Yu Zhu, Surbhi Mittal, Roger Cheek, Simone Raoux, Eric A. Joseph, Alejandro Schrott, Jing Li, Chung Lam</i>	
6C-3 Analysis of the Effect of Boron Doping on GeTe Phase Change Memories	624
<i>C. Sandhya, A. Bastard, L. Perniola, J. C. Bastien, A. Toffoli, E. Henaff, A. Roule, A. Persico, B. Hyot, V. Sousa, B. De Salvo, G. Reibold</i>	
6C-4 Controlling Uniformity of RRAM Characteristics Through the Forming Process	629
<i>A. Kalantarian, G. Bersuker, D. C. Gilmer, D. Veksler, B. Butcher, A. Padovani, O. Pirrotta, L. Larcher, R. Geer, Y. Nishi, P. Kirsch</i>	

BD-BEOL DIELECTRICS

BD-1 The Effect of Voltage Bias Stress on Temperature-Dependent Conduction Properties of Low-k Dielectrics	634
<i>J. M. Atkin, T. M. Shaw, E. Liniger, R. B. Laibowitz, T. F. Heinz</i>	
BD-2 Field Dependence of TDDB Lifetime Activation Energy in Copper Interconnects	640
<i>Ravi Achanta</i>	
BD-3 Effective Line Length of Test Structure and its Effect of Area Scaling on TDDB Characterization in Advanced Cu/ULK Process	644
<i>Tae-Young Jeong, Seung Man Choi, Dong Cheon Baek, Sari Windu, Miji Lee, Jongwoo Park</i>	
BD-4 Backend Dielectric Chip Reliability Simulator for Complex Interconnect Geometries	648
<i>Chang-Chih Chen, Muhammad Bashir, Linda Milor, Dae Hyun Kim, Sung Kyu Lim</i>	
BD-5 Polarity Dependence of the Conduction Mechanism in Inter-Level Low-k Dielectrics	656
<i>Mingte Lin, James W. Liang, C. J. Wang, Alex Juan, K. C. Su</i>	

CD-COMPOUND OPTOELECTRONICS

CD-1 An Electro-Mechanical Simulation of Off State AlGaIn/GaN Device Degradation	660
<i>David Horton, Fan Ren, Liu Lu, Mark E. Law</i>	
CD-2 Experimental and Numerical Correlation between Current-Collapse and Fe-Doping Profiles in GaN HEMTs	663
<i>A. Chini, V. Di Lecce, F. Soci, D. Bisi, A. Stocco, M. Meneghini, G. Meneghesso, E. Zanoni, A. Gasparotto</i>	
CD-3 Study of the Effect of Stress-Induced Trap Levels on OLED Characteristics by Numerical Model	667
<i>Andrea Cester, Daniele Bari, Nicola Wrachien, Gaudenzio Meneghesso</i>	
CD-6 Generation of Traps in AlGaIn/GaN HEMTs during RF-and DC-Stress Test	674
<i>M. Caesar, M. Dammann, V. Polyakov, P. Waltereit, W. Bronner, M. Baeumler, R. Quay, M. Mikulla, O. Ambacher</i>	
CD-7 Clarification of the Degradation Modes of an InP-Based Semiconductor MZ Modulator	679
<i>Hiroyasu Mawatari, Takako Yasui, Kei Watanabe, Mitsuteru Ishikawa, Eiichi Yamada, Yasuo Shibata, Hiroyuki Ishii</i>	

CP-CHIP-PACKAGE INTERACTION

CP-1 On the Temperature Dependence of Critical Moisture Concentration on Delamination Initiation in Microelectronic Devices	684
<i>P. Alpern, K. C. Lee, D. Lee, M. P. Javare Gowda</i>	

CR-CIRCUITS RELIABILITY

CR-1 Impacts of Random Telegraph Noise on FinFET Devices, 6T SRAM Cell, and Logic Circuits	689
<i>Ming-Long Fan, Vita Pi-Ho Hu, Yin-Nien Chen, Pin Su, Ching-Te Chuang</i>	
CR-2 Understanding the Impact of Transistor-Level BTI Variability	695
<i>Jianxin Fang, Sachin S. Sapatnekar</i>	
CR-3 SPICE Simulations of Data Path Timing Margins after Dielectric Breakdown from Gate-to-Drain using Accurate Equivalent Circuit Models	701
<i>Riza Tamer Cakici, P. E. Nicollian, C. A. Chancellor</i>	
CR-4 Reliability Study Under DC Stress on mmW LNA, MIXER and VCO	704
<i>S. Ighilahriz, F. Cacho, L. Moquillon, S. Razafimandimby, F. Blanchet, J. Morelle, N. Corrao, V. Huard, P. Garcia, C. Arnaud, J. M. Fournier, P. Benech</i>	
CR-5 Net-Level Circuit Reliability Analysis for Interconnect Self-Heat	709
<i>Lei Jiang, Daniel Pantuso, Anthony Schmitz, John Thomas</i>	

EL-ESD AND LATCHUP

EL-1 Abnormal ESD Failure Mode with Low-Voltage Turn-on Phenomenon of LDMOS Output Driver	711
<i>Jaeyoung Park, Michael Orshansky</i>	

EL-2 The Failure Mechanism Re-Investigation of ESD Device on EPI Wafer	715
<i>Jian-Hsing Lee, Clak Kung, Ellis Kung, J. R. Shih</i>	
EL-3 ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process	722
<i>Chun-Yu Lin, Li-Wei Chu, Ming-Dou Ker, Ming-Hsiang Song, Chewn-Pu Jou, Tse-Hua Lu, Jen-Chou Tseng, Ming-Hsien Tsai, Tsun-Lai Hsu, Ping-Fang Hung, Tzu-Heng Chang</i>	

EM-ELECTROMIGRATION/VOIDING

EM-1 Copper Electromigration Failure Times Evaluated Over a Wide Range of Voiding Phases	727
<i>Yunlong Li, Kristof Croes, Tomoyuki Kirimura, Yong Kong Stew, Zsolt Tokei</i>	
EM-2 Optimization of NH₃ Plasma Surface Treatment Using Cu Silicide Formation for EM/SM Improvement	731
<i>Won-Chong Baek, Naser Chowdhury, Lan Loi, Hyeon-Seag Kim, Sungjin Kim, Amalia delRosario, Ercan Adem, Bryan Tracy, James Pak</i>	
EM-3 Grain Structure Analysis and Implications on Electromigration Reliability for Cu Interconnects	736
<i>L. Cao, K. J. Ganesh, L. Zhang, P. J. Ferreira, P. S. Ho</i>	
EM-4 Reliability Evaluations of ECP Tools and Chemistries	741
<i>Gavin D. R. Hall, Derryl D. J. Allman, Greg Piatt, Patrick T. Hulse</i>	
EM-5 A Novel Degradation Mechanism in SiCr-O Based Thin Film Resistors Under Temperature and Current Stress	749
<i>Yuan Li, Paul Huiskamp</i>	
EM-6 Reliability Assessment and Physical Failure Analysis of Nanoscale Hard-Mask-Etching Al Interconnect	755
<i>Ming-Yi Lee, An-Shun Teng, Chia-Hao Tu, Li-Kuang Kuo, Sheng-Qian Dai, Chia-Chien Shine, Te-Chi Yen, Hong-Ji Lee, Chih-Yuan Lu</i>	
EM-7 Investigation on Physical Origins of Endurance Failures in PRAM	759
<i>J. S. Bae, K. M. Hwang, K. H. Park, S. B. Jeon, J. Choi, J. H. Ahn, S. S. Kim, D. -H. Ahn, H. S. Jeong, S. W. Nam, G. T. Jeong, H. K. Cho, D. H. Jang, C. -G. Park</i>	
EM-8 Critical Temperature Shift for Stress Induced Voiding in Advanced Cu Interconnects for 32 Nm and Beyond	763
<i>Rao Morusupalli, Richard Rao, Tae-Kyu Lee, Yu-Lin Shen, M. Kunz, N. Tamura, A. S. Budiman</i>	

FA-FAILURE ANALYSIS

FA-1 The Case Study of Poly-Silicon Grain Size and Resistance	766
<i>Po Fu Chou</i>	
FA-2 Improving Defect Localization Techniques with Laser Beam with Specific Analysis and Set-Up Modules	770
<i>R. Llido, J. Gomez, V. Goubier, G. Haller, V. Pouget, D. Lewis</i>	
FA-3 A Study of the Influence of Electron Beam on Electrical Characteristics of LOCOS Device	775
<i>Hung Sung Lin, Chia Hung Chao</i>	
FA-4 Enhancing a Current Leakage Path Using a Novel Dual Source Heating System	778
<i>Hung Sung Lin, Jackal Ma</i>	
FA-5 Real-Time Variation Mapping for Parametric Defect Localization on ICs. Proof of Concept, Improvements, and Application to New Parameters	782
<i>L. Saury, S. Cary</i>	
FA-6 Soft Defect Localization (SDL) Applied on Analog and Mixed-Mode ICs Failure Analysis	788
<i>Jinglong Li, Chunlei Wu</i>	

GD-GATE DIELECTRICS

GD-1 The Amplitude of Random Telegraph Noise: Scaling Implications	793
<i>Kin P. Cheung, J. P. Campbell, S. Potbhare, A. Oates</i>	
GD-2 Gate Stack Process Optimization for TDDDB Improvement in 28nm High-k/Metal Gate nMOSFETs	796
<i>Kyong Taek Lee, Hyunjin Kim, Junekyun Park, Jongwoo Park</i>	

GD-3 A Comparative Study of Gate Stack Material Properties and Reliability Characterization in MOS Transistors with Optimal ALD Zirconia Addition for Hafnia Gate Dielectric	800
<i>C. K. Chiang, J. C. Chang, W. H. Liu, C. C. Liu, J. F. Lin, C. L. Yang, J. Y. Wu, C. K. Chiang, S. J. Wang</i>	
GD-4 Min-Log Approach to Modeling Dielectric Breakdown Data	804
<i>Emmanuel Yashchin, Baozhen Li, James Stathis, Ernest Wu</i>	
GD-5 From Post-Breakdown Conduction to Resistive Switching Effect in Thin Dielectric Films.....	812
<i>E. Miranda, D. Jimenez, J. Suñe</i>	
GD-6 Effects of Gate Process on NBTI Characteristics of TiN Gate FinFET	818
<i>Jin Ju Kim, Moonju Cho, Luigi Pantisano, Thomas Chiarella, Mitsuhiro Togo, Naoto Horiguchi, Guido Groeseneken, Byoung Hun Lee</i>	
GD-7 New Insights Into Gate-Dielectric Breakdown by Electrical Characterization of Interfacial And Oxide Defects With Reverse Modeling Methodology	822
<i>Y. Mamy Randriamihaja, D. Garetto, V. Huard, D. Rideau, D. Roy, M. Rafik, A. Bravaix</i>	

ME-THERMO-MECHANICAL/MEMS

ME-1 On the Electro-Mechanical Reliability of NEMFET As an Analog/Digital Switch	827
<i>Ankit Jain, A. E. Islam, M. A. Alam</i>	
ME-2 Charge Collection Mechanism in MEMS Capacitive Switches	834
<i>Matroni Koutsourelis, Loukas Michalakis, George Papaioannou</i>	
ME-3 Design and Analysis of Anchorless Shuttle Nano-Electro-Mechanical Non-Volatile Memory for High Temperature Applications.....	839
<i>Ramesh Vaddi, Tony T. Kim, Vincent Pott, Julius Tsai Ming Lin</i>	

MY-MEMORY

MY-1 Effect of Interface States on 1T-FBRAM Cell Retention.....	845
<i>M. Aoulaiche, N. Collaert, P. Blomme, E. Simoen, L. Altimime, G. Groeseneken, M. Jurczak, L. Mendes Almeida, Ch. Caillat, N. N. Mahatme</i>	
MY-2 Current Overshoot During Set and Reset Operations of Resistive Switching Memories	849
<i>An Chen</i>	
MY-3 Total Ionizing Dose Effects on Ultra Thin Buried Oxide Floating Body Memories.....	853
<i>N. N. Mahatme, R. D. Schrimpf, R. A. Reed, B. L. Bhuva, A. Griffoni, E. Simeon, M. Aoulaiche, D. Linten, M. Jurczak, G. Groeseneken</i>	
MY-4 Improvement of Endurance Degradation for Oxide Based Resistive Switching Memory Devices Correlated with Oxygen Vacancy Accumulation Effect.....	858
<i>Y. Lu, B. Chen, B. Gao, Z. Fang, Y. H. Fu, J. Q. Yang, L. F. Liu, X. Y. Liu, H. Y. Yu, J. F. Kang</i>	
MY-5 Comprehensive Modeling of NAND Flash Memory Reliability: Endurance and Data Retention.....	862
<i>Zhiliang Xia, Dae Sin Kim, Narae Jeong, Young-Gu Kim, Jae-Ho Kim, Keun-Ho Lee, Young-Kwan Park, Chilhee Chung, Hwan Lee, Jungin Han</i>	

PI-PROCESS INTEGRATION/3D/TSV

PI-1 Improved Reliability of Al₂O₃ layers on InGaAs Substrates through In-Situ Forming Gas Annealing.....	866
<i>Robert O'Connor, Karim Cherkaoui, Roger Nagle, Michael Schmidt, Ian M. Povey, Martyn Pemble, Paul K. Hurley</i>	
PI-2 Volcano Effect in Open through Silicon via (TSV) Technology	871
<i>J. Kraft, E. Stückler, C. Cassidy, W. Niko, F. Schrank, E. Wachmann, C. Gspan, F. Hofer</i>	

PV-PHOTOVOLTAIC DEVICES

PV-1 Analyzing Life Tests of CIS Solar Modules for Degradation Modeling	876
<i>Yukio Okuda</i>	

SE-SOFT ERRORS

SE-1 SET Pulse-Width Measurement Eliminating Pulse-Width Modulation and Within-Die Process Variation Effects	882
<i>Ryo Harada, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye</i>	
SE-2 Temperature Dependence of Soft Error Rate in Flip-Flop Designs	888
<i>S. Jagannathan, Z. Diggins, N. Mahatme, T. D. Loveless, B. L. Bhuvva, S. -J. Wen, R. Wong, L. W. Massengill</i>	
SE-3 Neutron-Induced Soft Error Analysis in MOSFETs from a 65nm to a 25 nm Design Rule using Multi-Scale Monte Carlo Simulation Method	894
<i>Shin-ichiro Abe, Yukinobu Watanabe, Nozomi Shibano, Nobuyuki Sano, Hiroshi Furuta, Masafumi Tsutsui, Taiki Uemura, Takahiko Arakawa</i>	
SE-4 Impact of Well Contacts on the Single Event Response of Radiation-Hardened 40 nm Flip-Flops	900
<i>Indranil Chatterjee, Srikanth Jagannathan, Daniel Loveless, Bharat L. Bhuvva, Shi-Jie Wen, Richard Wong, Manoj Sachdev</i>	
SE-5 Evaluation of Parasitic Bipolar Effects on Neutron-Induced SET Rates for Logic Gates	906
<i>Jun Furuta, Ryoosuke Yamamoto, Kazutoshi Kobayashi, Hidetoshi Onodera</i>	

XR-TRANSISTORS/TFTS

XT-1 Spectroscopic Charge Pumping in the Presence of High Densities of Bulk Dielectric Traps	911
<i>J. T. Ryan, R. G. Southwick, J. P. Campbell, K. P. Cheung, C. D. Young, J. S. Suehle</i>	
XT-2 Evidence for Pb Center-Hydrogen Complexes After Subjecting PMOS Devices to NBTI Stress - a Combined DCIV/SDR Study	915
<i>Thomas Aichinger, Patrick M. Lenahan, Tibor Grasser, Gregor Pobegen, Michael Nelhiebel</i>	
XT-3 A Comprehensive and Critical Re-assement of 2-Stage Energy Level NBTI Model	921
<i>Shashank Gupta, Binoy Jose, Kaustubh Joshi, Ankit Jain, Muhammad Ashrafal Alam, Souvik Mahapatra</i>	
XT-4 Correlation of 1/f Noise and High-Voltage-Stress Induced Degradation in LDMOS	927
<i>M. Iqbal Mahmud, Zeynep Celik-Butler, Pinghai Hao, Purushothaman Srinivasan, Frank Hou, Benjamin L. Amey, Sameer Pendharkar, Xu Cheng, Weixiao Huang</i>	
XT-5 Correlation of Single Trapping and Detrapping Effects in Drain and Gate Currents of Nanoscaled nFETs and pFETs	933
<i>M. Toledano-Luque, B. Kaczer, E. Simoen, R. Degraeve, J. Franco, Ph. J. Roussel, T. Grasser, G. Groeseneken</i>	
XT-6 Organic Thin Film Transistor Degradation Under Sunlight Exposure	939
<i>N. Wrachien, A. Cester, D. Bari, G. Meneghesso, J. Kovac, J. Jakabovic, D. Donoval</i>	
XT-7 Analysis of the Threshold Voltage Turn-Around Effect in High-Voltage n-MOSFETs Due to Hot-Carrier Stress	946
<i>I. Starkov, H. Enichlmair, S. Tyaginov, T. Grasser</i>	
XT-8 On the Frequency Dependence of the Bias Temperature Instability	952
<i>T. Grasser, B. Kaczer, H. Reisinger, P. -J. Wagner, M. Toledano-Luque</i>	
XT-9 Positive Bias Temperature Instability Induced Positive Charge Generation in P+ Poly/SiON pMOSFET's	959
<i>Hokyung Park, Paul E. Nicollian, Vijay Reddy</i>	
XT-10 On the Microscopic Limit of the Modified Reaction-Diffusion Model for the Negative Bias Temperature Instability	963
<i>Franz Schanovsky, Tibor Grasser</i>	
XT-11 Physical Understanding and Modelling of new HotCarrier Degradation Effect on PLDMOS Transistor	969
<i>Stefano Aresu, Rolf-Peter Vollertsen, Ralf Rudolf, Christian Schlünder, Hans Reisinger, Wolfgang Gustin</i>	
XT-12 The Energy Distribution of NBTI-Induced Hole Traps in the Si Band Gap in PNO pMOSFETS	975
<i>X. Ji, Y. Liao, F. Yan, Y. Shi, G. Zhang, Q. Guo</i>	
XT-13 Intrinsic Hot-Carrier Degradation of nMOSFETs by Decoupling PBTI Component in 28nm High-k/Metal Gate Stacks	980
<i>Nathan Hui-Hsin Hsu, Jian-Wen You, Huan-Chi Ma, Shih-Ching Lee, Eliot Chen, L. S. Huang, Yao-Chin Cheng, Osbert Cheng, I. C. Chen</i>	
XT-14 Detailed Study of Fast Transient Relaxation of Vt Instability in HKMG nFETs	984
<i>K. Zhao, J. Stathis, E. Cartier, M. Wang, H. Jagannathan, S. Zafar</i>	
XT-15 Hot Carrier Degradation: From Defect Creation Modeling to Their Impact on NMOS Parameters	988
<i>Y. Mamy Randriamihaja, A. Zaka, V. Huard, M. Rafik, D. Rideau, D. Roy, A. Bravaix, P. Palestri</i>	
Author Index	