

2012 49th ACM/EDAC/IEEE Design Automation Conference

(DAC 2012)

**San Francisco, California, USA
3-7 June 2012**

Pages 1-677



**IEEE Catalog Number: CFP12DAC-PRT
ISBN: 978-1-4503-1199-1**

2012 Table of Contents

General Chair's Message	i
Proceedings of the 49th Automation Conference®	iii
Committees	iv
Executive Committee	iv
Technical Program Committee	vi
Panel Committees	ix
Industry Liaison Committee	x
Strategy Committee	xi
User Track Committee	xii
PR/Marketing Committee	xiii
Best Paper Award Committee	xiv
Special Session Organizers	xiv
Technical Panel Organizers	xiv
Pavilion Panel Contributors	xv
Tuesday Keynote Address	xvi
Wednesday Keynote Address	xvi
Thursday Keynote	xvii
Perspective Paper Abstracts	xviii
Technical Panel Abstracts	xix
Awards	xxii
Marie R. Pistilli Women in EDA Achievement Award	xxii
The P. O. Pistilli Undergraduate Scholarships for Advancement in Computer Science and Electrical Engineering	xxii
A. Richard Newton Graduate Scholarships	xxii
ACM/IEEE A. Richard Newton Technical Impact Award in Electronic Design Automation	xxii
2011 Phil Kaufman Award for Distinguished Contributions to EDA	xxii
IEEE CEDA Outstanding Service Contribution	xxii
Donald O. Pederson Best Paper Award for the IEEE Transaction on CAD	xxiii
SIGDA Outstanding New Faculty Award	xxiii
ACM/SIGDA Outstanding Ph.D. Dissertation Award	xxiii
IEEE Fellow	xxiii
IEEE Fellow	xxiii
IEEE Fellow	xxiii
49th DAC Best Paper Candidates	xxiii
Reviewers	xxv
Author Index	

2012 Papers

Session 2: E-Health: A Killer Application for Electronic Devices?

Chair: Rajesh Gupta (*Univ. of California at San Diego*)

Biomedical Electronics Serving as Physical Environmental and Emotional Watchdogs

2.1	Rudy Lauwereins (<i>IMEC</i>)	1
2.2	Integrated Biosensors for Personalized Medicine Giovanni De Micheli, Cristina Boero, Camilla Baj-Rossi, Irene Taurino, Sandro Carrara (<i>Ecole Polytechnique Fédérale de Lausanne</i>)	6
2.3	Design Challenges for Secure Implantable Medical Devices Shane Clark, Ben Ransford (<i>Univ. of Massachusetts, Amherst</i>); Wayne Burleson, Kevin Fu (<i>Univ. of Massachusetts, Amherst</i>)	12

Session 3: Design Automation for Things Wet, Small, Spooky, and Tamable

Chair: Tsung-Yi Ho (*National Cheng Kung Univ.*)

3.1	Design of Pin-Constrained General-Purpose Digital Microfluidic Biochips Yan Luo, Krishnendu Chakrabarty (<i>Duke Univ.</i>)	18
3.2	Path Scheduling on Digital Microfluidic Biochips Daniel Grissom, Philip Brisk (<i>Univ. of California, Riverside</i>)	26
3.3	Realizing Reversible Circuits Using a New Class of Quantum Gates Robert Wille (<i>Univ. of Bremen</i>); D. Michael Miller, Zahra Sasanian (<i>Univ. of Victoria</i>)	36
3.4	Physical Synthesis onto a Sea-of-Tiles with Double-Gate Silicon Nanowire Transistors Shashikanth Bobba, Michele De Marchi, Yusuf Leblebici, Giovanni De Micheli (<i>Ecole Polytechnique Fédérale de Lausanne</i>)	42

Session 4: Be Efficient: Low-Power Design Techniques

Chair: Hamid Mahmoodi (*San Francisco State Univ.*)

4.1	A Semiempirical Model for Wakeup Time Estimation in Power-Gated Logic Clusters Vivek D. Tovinakere, Olivier Sentieys, Steven Derrien (<i>Univ. de Rennes 1</i>)	48
4.2	Cost-Effective Power Delivery to Support Per-Core Voltage Domains for Power-Constrained Processors Michael J. Schulte (<i>Advanced Micro Devices, Inc.</i>); Abhishek A. Sinkar, Hamid Reza Ghasemi, Nam Sung Kim (<i>Univ. of Wisconsin, Madison</i>)	56
4.3	A Hybrid and Adaptive Model for Predicting Register File and SRAM Power Using a Reference Design Eric Donkoh, Alicia Lowery, Emily Shriver (<i>Intel Corp.</i>)	62

- 4.4 Coding-Based Energy Minimization for Phase Change Memory** 68
Azalia Mirhoseini (*Rice Univ.*); Miodrag Potkonjak (*Univ. of California, Los Angeles*); Farinaz Koushanfar (*Rice Univ.*)

Session 5: Design and Data Security: Is It Even Possible?

Chair: Mohammad Tehranipoor (*Univ. of Connecticut*)

- 5.1 A Code Morphing Methodology to Automate Power Analysis Countermeasures** 77
Giovanni Agosta, Alessandro Barengi, Gerardo Pelosi (*Politecnico di Milano*)
- 5.2 Security Analysis of Logic Obfuscation** 83
Youngok Pino (*Air Force Research Lab*); Ozgur Sinanoglu (*New York Univ.*); Jeyavijayan Rajendran, Ramesh Karri (*Polytechnic Institute of New York Univ.*)
- 5.3 Hardware Trojan Horse Benchmark via Optimal Creation and Placement of Malicious Circuitry** 90
Sheng Wei (*Univ. of California, Los Angeles*); Kai Li, Farinaz Koushanfar (*Rice Univ.*); Miodrag Potkonjak (*Univ. of California, Los Angeles*)
- 5.4 On Improving the Uniqueness of Silicon-Based Physically Unclonable Functions via Optical Proximity Correction** 96
Domenic Forte, Ankur Srivastava (*Univ. of Maryland*)

Session 6: System Simulation: The Need for Speed!

Chair: Gunar Schirner (*Northeastern Univ.*)

- 6.1 Transformer: A Functional-Driven Cycle-Accurate Multicore Simulator** 106
Qinghao Min, Weihua Zhang, Binyu Zang (*Fudan Univ.*); Jian Li (*IBM Corp.*); Haibo Chen (*Shanghai Jiao Tong Univ.*); Zhenman Fang, Keyong Zhou, Yi Lu, Yibin Hu (*Fudan Univ.*)
- 6.2 SAGA: SystemC Acceleration on GPU Architectures** 115
Sara Vinco (*Univ. of Verona*); Debapriya Chatterjee, Valeria Bertacco (*Univ. of Michigan*); Franco Fummi (*Univ. of Verona*)
- 6.3 Synchronization for Hybrid MPSoC Full-System Simulation** 121
Juan Eusse, Gerd Ascheid, Rainer Leupers, Jovana Jovic, Luis Gabriel Murillo, Sergey Yakoushkin (*RWTH Aachen Univ.*)

6.4 A Non-Intrusive Timing Synchronization Interface for Hardware-Assisted HW/SW Co-Simulation 127

Yu-Hung Huang, Yi-Shan Lu, Hsin-I Wu, Ren-Song Tsay (*National Tsing Hua Univ.*)

Session 8: Can EDA Combat the Rise of Electronic Counterfeiting?

Chair: Miodrag Potkonjak (*Univ. of California, Los Angeles*)

8.1 Can EDA Combat the Rise of Electronic Counterfeiting? 133

Carl McCants (*Defense Advanced Research Projects Agency*); William Bryson (*Analytical Solutions, Inc.*); Matthew Sale (*U.S. Naval Surface Warfare Center*); Saverio Fazzari (*Booz Allen Hamilton, Inc.*); Farinaz Koushanfar (*Rice Univ.*); Miodrag Potkonjak (*Univ. of California, Los Angeles*); Peilin Song (*IBM Research*)

Session 9: Reliability: From Atoms to 3-D

Chair: Angan Das (*Intel Corp.*)

9.1 Physics Matters: Statistical Aging Prediction under Trapping/Detrapping 139

Jyothi Bhaskarr Velamala, Ketul Sutaria (*Arizona State Univ.*); Takashi Sato (*Kyoto Univ.*); Yu Cao (*Arizona State Univ.*)

9.2 Library-Aware Resonant Clock Synthesis (LARCS) 145

Xuchu Hu (*Cadence Design Systems, Inc., Univ. of California, Santa Cruz*); Walter Condley, Matthew Guthaus (*Univ. of California, Santa Cruz*)

9.3 Incremental Power Grid Verification 151

Farid N. Najm, Abhishek (*Univ. of Toronto*)

9.4 Analysis of DC Current Crowding in Through-Silicon-Vias and its Impact on Power Integrity in 3-D ICs 157

Sung Kyu Lim, Xin Zhao (*Georgia Institute of Technology*); Michael Scheuermann (*IBM T.J. Watson Research Ctr.*)

Session 10: EDA for Emerging Applications at the Kilometer, Meter, Micron, and Nanometer Scales

Chair: Sai-Wang (Rocco) Tam (*Marvell Semiconductor, Inc.*)

10.1 Tracking Appliance Usage Information in Residential Settings Using Off-the-Shelf Low-Frequency Meters 163

Deokwoo Jung (*Advanced Digital Sciences Center*); Andreas Savvides (*Yale Univ.*); Athanasios Bamis (*Univ. of Connecticut*)

10.2 Implementing an FPGA System for Real-Time Intent Recognition for Prosthetic Legs 169

Xiaorong Zhang, He Huang, Qing Yang (*Univ. of Rhode Island*)

10.3 Statistical Design and Optimization for Adaptive Post-silicon Tuning of MEMS Filters 176

Fa Wang, Gary Fedder, Larry Pileggi, Tamal Mukherjee, Jonathan Rotner, Xin Li, Gokce Keskin, Andrew Phelps (*Carnegie Mellon Univ.*)

10.4 Generic Low-Cost Characterization of VTH and Mobility Variations in LTPS TFTs for Non-Uniformity Calibration of Active-Matrix OLED Displays 182

Reza Chaji, Javid Jaffari (*IGNIS Innovations, Inc.*)

Session 11: Facing Dependability: System-Level Solutions and Cybercar Challenges

Chair: Hans-Joachim Wunderlich (*Univ. of Stuttgart*)

11.1 Towards Fault-Tolerant Embedded Systems with Imperfect Fault Detection 188

Jia Huang, Kai Huang, Andreas Raabe, Christian Buckl (*fortiss GmbH*); Alois Knoll (*Technische Univ. München*)

11.2 Steady-State Dynamic Temperature Analysis and Reliability Optimization for Embedded Multiprocessor Systems 197

Ivan Ukhov, Zebo Peng, Min Bao, Petru Eles (*Linköping Univ.*)

11.3 Considering Diagnosis Functionality during Automatic System-Level Design of Automotive Networks 205

Michael Eberl, Michael Glass, Jürgen Teich (*Univ. of Erlangen-Nuremberg*); Ulrich Abelein (*Audi AG*)

11.4 Meta-Cure: A Reliability Enhancement Strategy for Metadata in NAND Flash Memory Storage Systems 214

Zili Shao, Yi Wang (*The Hong Kong Polytechnic Univ.*); Luis Angel Bathen, Nikil Dutt (*Univ. of California, Irvine*)

11.5 EDA for Secure and Dependable Cybercars: Challenges and Opportunities 220

Hervé Seudié, Ahmad-Reza Sadeghi (*Fraunhofer SIT, and Intel-TU Darmstadt Security Institute, Germany*); Farinaz Koushanfar (*Rice University*)

Session 12: Volatile or Non-Volatile? That's the Question

Chair: Tei-Wei Kuo (*National Taiwan Univ.*)

12.1 Software Controlled Cell Bit-Density to Improve NAND Flash Lifetime 229

Xavier Jimenez, David Novo, Paolo Ienne (*Ecole Polytechnique Fédérale de Lausanne*)

Observational Wear Leveling: An Efficient Algorithm for Flash Memory Management

- 12.2** Chundong Wang, Weng-Fai Wong (*National Univ. of Singapore*) 235
- 12.3 Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs** 243
 Yuan Xie, Chita R. Das, Vijaykrishnan Narayanan, Cong Xu (*Pennsylvania State Univ.*); Asit K. Mishra (*Intel Corp.*); Adwait Jog (*Pennsylvania State Univ.*); Ravishankar Iyer (*Intel Corp.*)
- 12.4 Point and Discard: A Hard-Error-Tolerant Architecture for Non-Volatile Last Level Caches** 253
 Jue Wang, Xiangyu Dong, Yuan Xie (*Pennsylvania State Univ.*)

Session 14: Self-Aware and Adaptive Technologies: The Future of Computing Systems?

Chair: Xiaoyun Zhu (*VMware, Inc.*)

- 14.1 Self-Aware Computing in the Angstrom Processor** 259
 Martina Maggio (*Lund Univ.*); Anantha Chandrakasan, Anant Agarwal, Yildiz Sinangil, Mahmut Sinangil, Srini Devadas, Eric Lau, George Kurian (*Massachusetts Institute of Technology*); Jim Holt (*Massachusetts Institute of Technology, Freescale Semiconductor, Inc.*); Henry Hoffman, Sabrina Neuman, Jason Miller (*Massachusetts Institute of Technology*)
- 14.2 The Case for Elastic Operating System Services in fos** 265
 Charles Gruenwald (*Massachusetts Institute of Technology*); David Wentzlaff (*Princeton Univ.*); Harshad Kasture, Nathan Beckmann (*Massachusetts Institute of Technology*); Lamia Youseff (*Google, Inc.*); Anant Agarwal (*Massachusetts Institute of Technology*)
- 14.3 A Compiler and Runtime for Heterogeneous Computing** 271
 Joshua Auerbach, David Bacon, Ioana Burcea, Perry Cheng, Stephen Fink, Rodric Rabbah, Sunil Shukla (*IBM T.J. Watson Research Ctr.*)
- 14.4 The Helix Project: Overview and Directions** 277
 Gu-Yeon Wei, David Brooks, Glenn Holloway, Simone Campanoni (*Harvard Univ.*); Timothy Jones (*Univ. of Cambridge*)

Session 15: Why Model? Because Reality is Complicated Enough!

Chair: Ibrahim Elfadel (*Masdar Institute of Science and Technology*)

- 15.1 Exploring Sub-20nm FinFET Design with Predictive Technology Models** 283
 Saurabh Sinha, Greg Yeric, Vikas Chandra, Brian Cline (*ARM, Inc.*); Yu Cao (*Arizona State Univ.*)

15.2	Fast Nonlinear Model Order Reduction via Associated Transforms of High-Order Volterra Transfer Functions	289
	Neric Fong, Ngai Wong, Qing Wang, Haotian Liu, Yang Zhang (<i>The Univ. of Hong Kong</i>)	
15.3	AMOR: An Efficient Aggregating Based Model Order Reduction Method for Many-Terminal Interconnect Circuits	295
	Fan Yang, Xuan Zeng, Yangfeng Su (<i>Fudan Univ.</i>)	
15.4	BLAST: Efficient Computation of Nonlinear Delay Sensitivities in Electronic and Biological Networks using Barycentric Lagrange Enabled Transient Adjoint Analysis	301
	Arie Meir, Jaijeet Roychowdhury (<i>Univ. of California, Berkeley</i>)	
15.5	DAE2FSM: Automatic Generation of Accurate Discrete-Time Logical Abstractions for Continuous-Time Circuit Dynamics	311
	Karthik Aadithya, Jaijeet Roychowdhury (<i>Univ. of California, Berkeley</i>)	
15.6	Chip/Package Co-Analysis of Thermo-Mechanical Stress and Reliability in TSV-based 3-D ICs	317
	Moongon Jung (<i>Georgia Institute of Technology</i>); David Pan (<i>Univ. of Texas, Austin</i>); Sung Kyu Lim (<i>Georgia Institute of Technology</i>)	

Session 16: Is Formal Verification Ready for the System Level?

Chair: Erik Seligman (*Intel Corp.*)

16.1	Symbolic Model Checking on SystemC Designs	327
	Chiao Hsieh, Yen-Sheng Ho, Chun-Nan Chou, Chung-Yang (Ric) Huang (<i>National Taiwan Univ.</i>)	
16.2	System Verification of Concurrent RTL Modules by Compositional Path Predicate Abstraction	334
	Joakim Urdahl, Dominik Stoffel, Markus Wedler, Wolfgang Kunz (<i>Univ. of Kaiserslautern</i>)	
16.3	Equivalence Checking for Behaviorally Synthesized Pipelines	344
	Kecheng Hao (<i>Portland State Univ.</i>); Sandip Ray (<i>Univ. of Texas, Austin</i>); Fei Xie (<i>Portland State Univ.</i>)	
16.4	Proving Correctness of Regular Expression Accelerators	350
	Christoph Hagleitner, Mitra Purandare, Kubilay Atasu (<i>IBM Research - Zurich</i>)	

Sciduction: Combining Induction, Deduction, and Structure for Verification and

- 16.5 Synthesis** 356
Sanjit Seshia (*Univ. of California, Berkeley*)

Session 17: NoCs Next Top Model: From System-Level to Prototype

Chair: Fabien Clermidy (*CEA-LETI*)

- 17.1 Cost-Efficient Buffer Sizing in Shared-Memory 3-D MPSoCs using Wide I/O Interfaces** 366
Abbas Sheibanyrad (*TIMA Laboratory/CNRS*); Frédéric Pétrot, Sahar Foroutan (*TIMA Laboratory, Grenoble Institute of Technology*)
- 17.2 Attackboard: A Novel Dependency-Aware Traffic Generator for Exploring NoC Design Space** 376
Yoshi Shih-Chieh Huang, Yu-Chi Chang, Tsung-Chan Tsai, Yuan-Ying Chang, Chung-Ta King (*National Tsing Hua Univ.*)
- 17.3 Towards Graceful Aging Degradation in NoCs Through an Adaptive Routing Algorithm** 382
Sanghamitra Roy, Kshitij Bhardwaj, Koushik Chakraborty (*Utah State Univ.*)
- 17.4 Explicit Modeling of Control and Data for Improved NoC Router Estimation** 392
Siddhartha Nath, Bill Lin, Andrew B. Kahng (*Univ. of California at San Diego*)
- 17.5 Approaching the Theoretical Limits of a Mesh NoC with a 16-Node Chip Prototype in 45nm SOI** 398
Sunghyun Park, Tushar Krishna, Chia-Hsin O. Chen, Bhavya Daya, Li-Shiuan Peh, Anantha P. Chandrakasan (*Massachusetts Institute of Technology*)
- 17.6 High Radix Self-Arbitrating Switch Fabric with Multiple Arbitration Schemes and Quality of Service** 406
Trevor Mudge, Dennis Sylvester, Ronald Dreslinski, Reetuparna Das, Sudhir Satpathy, David Blaauw (*Univ. of Michigan*)

Session 18: Timing Analysis and Software-Controlled Memory: Are We Safe?

Chair: Frank Slomka (*Univ. of Ulm*)

- 18.1 WCET-Centric Partial Instruction Cache Locking** 412
Huping Ding (*National Univ. of Singapore*); Yun Liang (*Advanced Digital Sciences Center*); Tulika Mitra (*National Univ. of Singapore*)
- 18.2 Worst-Case Execution Time Analysis for Parallel Run-Time Monitoring** 421
Daniel Lo, G. Edward Suh (*Cornell Univ.*)

18.3	Conforming the Runtime Inputs for Hard Real-Time Embedded Systems	430
	Kai Huang, Gang Chen, Christian Buckl (<i>fortiss GmbH</i>); Alois Knoll (<i>Technische Univ. München</i>)	
18.4	STM Concurrency Control for Embedded Real-Time Software with Tighter Time Bounds	437
	Mohammed El-Shambakey, Binoy Ravindran (<i>Virginia Polytechnic Institute and State Univ.</i>)	
18.5	HaVOC: A Hybrid-Memory-Aware Virtualization Layer for On-Chip Distributed ScratchPad and Non-Volatile Memories	447
	Nikil Dutt, Luis Angel Bathen (<i>Univ. of California, Irvine</i>)	
18.6	Age-Based PCM Wear Leveling with Nearly Zero Search Cost	453
	Chi-Hao Chen (<i>National Taiwan Univ.</i>); Pi-Cheng Hsiu (<i>Academia Sinica</i>); Tei-Wei Kuo (<i>National Taiwan Univ., Academia Sinica</i>); Chia-Lin Yang (<i>National Taiwan Univ.</i>); Cheng-Yuan Michael Wang (<i>Macronix International Co., Ltd.</i>)	

Session 20: Routing-Driven Design Closure

Chair: Shankar Krishnamoorthy (*Mentor Graphics Corp.*)

20.1	Algorithms and Data Structures for Fast and Good VLSI Routing	459
	Christian Schulte, Jens Vygen, Christian Panten, Tim Nieberg, Dirk Mueller, Michael Gester (<i>Univ. of Bonn</i>)	
20.2	Guiding a Physical Design Closure System to Produce Easier-to-Route Designs with More Predictable Timing	465
	Charles Alpert (<i>IBM Corp.</i>); Gi-Joon Nam (<i>IBM Research - Austin</i>); Natarajan Viswanathan (<i>IBM Systems and Technology Group</i>); Cliff Sze (<i>IBM Research - Austin</i>); Nancy Zhou (<i>IBM Systems and Technology Group</i>); Zhuo Li (<i>IBM Research - Austin</i>)	
20.3	Rule Agnostic Routing by Using Design Fabrics	471
	Gyuszi Suto (<i>Intel Corp.</i>)	

Session 21: Storing, Computing, and Storing While Computing: The New Face of Non-Volatility in Systems

Chair: Charles Augustine (*Intel Corp.*)

21.1	Making Non-Volatile Nanomagnet Logic Non-Volatile	476
	Michael Niemier, Peng Li, Gary Bernstein, Vijay Karthik Sankar, Wolfgang Porod, Xiaobo Sharon Hu, Steve Kurtz, Aaron Dingler, Gyorgy Csaba, Joseph Nahas (<i>Univ. of Notre Dame</i>)	

- 21.2 mLogic: Ultra-Low Voltage Non-Volatile Logic Circuits Using STT-MTJ Devices** 486
Daniel Morris, David Bromberg, Jian-Gang (Jimmy) Zhu, Larry Pileggi
(Carnegie Mellon Univ.)
- 21.3 Future Cache Design using STT MRAMs for Improved Energy Efficiency: Devices, Circuits and Architecture** 492
Sumeet Kumar Gupta, Kaushik Roy, Niladri Narayan Mojumder, Sang Phill Park, Anand Raghunathan (Purdue Univ.)
- 21.4 Hardware Realization of BSB Recall Function with Memristor Crossbar Arrays** 498
Miao Hu, Hai Li (Polytechnic Institute of New York Univ.); Qing Wu, Garrett S. Rose (Air Force Research Lab)

Session 22: You Can Count on Me: Why it's OK to be Imprecise or Unreliable

Chair: Qinru Qiu (Syracuse Univ.)

- 22.1 A Methodology for Energy-Quality Tradeoff Using Imprecise Hardware** 504
Gabriel Robins, Jiawei Huang, John Lach (Univ. of Virginia)
- 22.2 On the Exploitation of the Inherent Error Resilience of Wireless Systems under Unreliable Silicon** 510
Andreas Burg (Ecole Polytechnique Fédérale de Lausanne); Christian Benkeser, Christoph Roth (Eidgenössische Technische Hochschule Zürich); Georgios Karakonstantis (Ecole Polytechnique Fédérale de Lausanne)
- 22.3 Near-Optimal, Dynamic Module Reconfiguration in a Photovoltaic System to Combat Partial Shading Effects** 516
Xue Lin, Yanzhi Wang, Siyu Yue (Univ. of Southern California); Donghwa Shin, Naehyuck Chang (Seoul National Univ.); Massoud Pedram (Univ. of Southern California, Los Angeles)
- 22.4 Networked Architecture for Hybrid Electrical Energy Storage Systems** 522
Qing Xie, Massoud Pedram, Yanzhi Wang (Univ. of Southern California); Sangyoung Park, Younghyun Kim, Naehyuck Chang (Seoul National Univ.)

Session 23: Optimization to the Rescue of Analog

Chair: Trent McConaghy (Solido Design Automation, Inc.)

- 23.1 A New Uncertainty Budgeting Based Method for Robust Analog/Mixed-Signal Design** 529
Jin Sun (Orora Design Technologies, Inc.); Priyank Gupta (Cirrus Logic, Inc.); Janet Roveda (Univ. of Arizona)

- 23.2 Variability-Aware, Discrete Optimization for Analog Circuits** 536
Seobin Jung, Yunju Choi, Jaeha Kim (*Seoul National Univ.*)
- 23.3 Efficient Multi-Objective Synthesis for Microwave Components Based on Computational Intelligence Techniques** 542
Soheil Radiom, Guy A. E. Vandenbosch, Hadi Aliakbarian, Bo Liu, Georges Gielen (*Katholieke Univ. Leuven*)
- 23.4 Non-Uniform Multilevel Analog Routing with Matching Constraints** 549
Hung-Chih Ou, Hsing-Chih Chang Chien, Yao-Wen Chang (*National Taiwan Univ.*)

Session 24: Xterminating Bugs

Chair: Sharad Kumar (*Freescale Semiconductor, Inc.*)

- 24.1 X-Tracer: A Reconfigurable X-Tolerant Trace Compressor for Silicon Debug** 555
Feng Yuan, Xiao Liu, Qiang Xu (*The Chinese Univ. of Hong Kong*)
- 24.2 Quick Detection of Difficult Bugs for Effective Post-Silicon Validation** 561
Farzan Fallah (*Stanford Univ.*); Nagib Hakim (*Intel Corp.*); Ted Hong, David Lin, Subhasish Mitra (*Stanford Univ.*)
- 24.3 Test Data Volume Optimization for Diagnosis** 567
Hongfei Wang, Osei Poku, Xiaochun Yu, Sizhe Liu, Ibrahima Komara, Shawn Blanton (*Carnegie Mellon Univ.*)
- 24.4 Invariance-Based Concurrent Error Detection for Advanced Encryption Standard** 573
Xiaofei Guo, Ramesh Karri (*Polytechnic Institute of New York Univ.*)

Session 26: Brain-Inspired Autonomous Computing and Modeling

Chair: Yiran Chen (*Univ. of Pittsburgh*)

- 26.2 Accelerating Neuromorphic Vision Algorithms for Recognition** 579
Matthew Cotter (*Pennsylvania State Univ.*); Chaitali Chakrabarti (*Arizona State Univ.*); Vijaykrishnan Narayanan, Michael DeBole, Ahmed Al Maashri, Nandhini Chandramoorthy, Yang Xiao (*Pennsylvania State Univ.*)
- 26.3 Statistical Memristor Modeling and Case Study in Neuromorphic Computing** 585
Robinson Pino (*Air Force Research Lab*); Hai Li (*Polytechnic Institute of New York Univ.*); Yiran Chen (*Univ. of Pittsburgh*); Miao Hu (*Polytechnic Institute of New York Univ.*); Beiye Liu (*Univ. of Pittsburgh*)

Session 27: Design, the Next Generation: From Routing to Capturing Design Expertise

Chair: Charles Chiang (*Synopsys, Inc.*)

- 27.1 Triple Patterning Aware Routing and its Comparison with Double Patterning Aware Routing in 14nm Technology** 591
Martin D. F. Wong, Qiang Ma, Hongbo Zhang (*Univ. of Illinois at Urbana-Champaign*)
- 27.2 GDRouter: Interleaved Global Routing and Detailed Routing for Ultimate Routability** 597
Yanheng Zhang (*Cadence Design Systems, Inc.*); Chris Chu (*Iowa State Univ.*)
- 27.3 Standard Cell Routing via Boolean Satisfiability** 603
Nikolai Ryzhenko, Steven Burns (*Intel Corp.*)
- 27.4 An Efficient Algorithm for Multi-Layer Obstacle-Avoiding Rectilinear Steiner Tree Construction** 613
Chih-Hung Liu, I-Che Chen (*Academia Sinica*); Der-Tsai Lee (*National Chung-Hsing Univ.*)
- 27.5 Avoiding Game Over: Bringing Design to the Next Level** 623
Sameh Galal, Stephen Richardson, Artem Vassilliev, Sabarish Sankaranarayanan, Mark Horowitz, Andrew Danowitz, Megan Wachs, Ofer Shacham, John Brunhaver, Wajahat Qadeer (*Stanford Univ.*)

Session 28: Staying Cool: Modeling Thermal Effects in 3-D and Multicore

Chair: Dhiresha Kudithipudi (*Rochester Institute of Technology*)

- 28.1 PowerField: A Transient Temperature-to-Power Technique based on Markov Random Field Theory** 630
Seungwook Paek (*KAIST*); Seok-Hwan Moon (*Electronics and Telecommunications Research Institute*); Wongyu Shin, Jaehyeong Sim, Lee-Sup Kim (*KAIST*)
- 28.2 EigenMaps: Algorithms for Optimal Thermal Maps Extraction and Sensor Placement on Multicore Processors** 636
Juri Ranieri, Martin Vetterli, David Atienza, Alessandro Vincenzi, Amina Chebira (*Ecole Polytechnique Fédérale de Lausanne*)
- 28.3 An Information-theoretic Framework for Optimal Temperature Sensor Allocation and Full-chip Thermal Monitoring** 642
Huapeng Zhou, Xin Li (*Carnegie Mellon Univ.*); Chen-Yong Cher, Eren Kursun, Haifeng Qian (*IBM T.J. Watson Research Ctr.*); Shi-Chune Yao (*Carnegie*)

Mellon Univ.)

28.4 Optimizing Energy Efficiency of 3-D Multicore Systems with Stacked DRAM under Power and Thermal Constraints 648

Ayse Coskun, Jie Meng, Katsutoshi Kawakami (*Boston Univ.*)

Session 29: SOS: Specification, Optimization, and Synthesis in System-Level Design

Chair: Brett Meyer (*McGill Univ.*)

29.1 Static Dataflow with Access Patterns: Semantics and Analysis 656

Arkadeb Ghosal, Rhishikesh Limaye, Kaushik Ravindran (*National Instruments Corp.*); Stavros Tripakis (*Univ. of California, Berkeley*); Ankita Prasad, Guoqiang Wang, Trung N. Tran, Hugo A. Andrade (*National Instruments Corp.*)

29.2 Executing Synchronous Dataflow Graphs on a SPM-Based Multicore Architecture 664

Hyunok Oh (*Hanyang Univ.*); Sungchan Kim (*Chonbuk National Univ.*); Junchul Choi, Soonhoi Ha (*Seoul National Univ.*)

29.3 System-Level Synthesis of Memory Architecture for Stream Processing Sub-Systems of a MPSoC 672

Glenn Leary, Weijia Che, Karam S. Chatha (*Arizona State Univ.*)

29.4 Courteous Cache Sharing: Being Nice to Others in Capacity Management 678

Akbar Sharifi, Shekhar Srikantaiah, Mahmut Kandemir, Mary Jane Irwin (*Pennsylvania State Univ.*)

Session 30: Future of IC Reliability

Chair: Alesandro Pinto (*United Technologies Research Center*)

30.1 A Hybrid Approach to Cyber-Physical Systems Verification 688

Samarjit Chakraborty (*Technische Univ. München*); Anuradha Annaswamy (*Massachusetts Institute of Technology*); Lothar Thiele (*Eidgenössische Technische Hochschule Zürich*); Dip Goswami (*Technische Univ. München*); Pratyush Kumar, Kai Lampka (*Eidgenössische Technische Hochschule Zürich*)

30.2 Reliable Computing with Ultra-Reduced Instruction Set Co-Processors 697

Aravindkumar Rajendiran, Sundaram Ananthanarayanan, Hiren Patel, Mahesh Tripunitara, Siddharth Garg (*Univ. of Waterloo*)

30.3 Identification of Recovered ICs using Fingerprints from a Light-Weight On-Chip Sensor 703

Xuehui Zhang, Nicholas Tuzzio, Mohammad Tehranipoor (*Univ. of*

Connecticut)

- 30.4 Confidentiality Preserving Integer Programming for Global Routing** 709
Hamid Shojaei, Azadeh Davoodi, Parameswaran Ramanathan (*Univ. of Wisconsin*)

Session 32: Breaking out of EDA: How to Apply EDA Techniques to Broader Applications

Chair: Jason Cong (*Univ. of California, Los Angeles*)

- 32.1 Design Tools for Artificial Nervous Systems** 717
Louis K. Scheffer (*Howard Hughes Medical Institute*)
- 32.2 Dynamic River Network Simulation at Large Scale** 723
Frank Liu (*IBM Research - Austin*); Ben R. Hodges (*Univ. of Texas, Austin*)
- 32.3 Humans for EDA and EDA for Humans** 729
Valeria Bertacco (*Univ. of Michigan*)
- 32.4 Application of Logic Synthesis to the Understanding and Cure of Genetic Diseases** 734
Pey-Chang Kent Lin, Sunil Khatri (*Texas A&M Univ.*)

Session 33: The Right Placement at the Right Timing

Chair: Saurabh Adya (*Magma Design Automation, Inc.*)

- 33.1 Exploiting Die-to-Die Thermal Coupling in 3D IC Placement** 741
Krit Athikulwongse, Mohit Pathak, Sung Kyu Lim (*Georgia Institute of Technology*)
- 33.2 ComPLx: A Competitive Primal-Dual Lagrange Optimization for Global Placement** 747
Myung-Chul Kim, Igor Markov (*Univ. of Michigan*)
- 33.3 PADE: A High-Performance Placer with Automatic Datapath Extraction and Evaluation through High-Dimensional Data Learning** 756
Samuel Ward, Duo Ding, David Pan (*Univ. of Texas, Austin*)
- 33.4 Structure-Aware Placement for Datapath Intensive Circuit Designs** 762
Sheng Chou, Meng-Kai Hsu, Yao-Wen Chang (*National Taiwan Univ.*)
- 33.5 GLARE: Global and Local Wiring Aware Routability Evaluation** 768
Charles J. Alpert (*IBM Austin Research Lab*); Sachin S. Sapatnekar (*University of Minnesota*); Douglas Keller, Gustavo E. Tellez, Lakshmi Reddy

(*IBM Systems and Technology Group*); Zhuo Li (*IBM Austin Research Lab*); Natarajan Viswanathan (*IBM Systems and Technology Group*); Cliff Sze (*IBM Austin Research Lab*); Yaoguang Wei (*University of Minnesota*); Andrew D. Huber (*IBM Systems and Technology Group*)

- 33.6 The DAC 2012 Routability-Driven Placement Contest and Benchmark Suite** 774
Natarajan Viswanathan, Charles Alpert, Cliff Sze, Zhuo Li, Yaoguang Wei
(*IBM Corp.*)

Session 34: Global Views of Synthesis: Broadening the Scope

Chair: Herman Schmit (*Altera Corp.*)

- 34.1 Removing Overhead from High-Level Interfaces** 783
Megan Wachs, Mark Horowitz, Kyle Kelley, Stephen Richardson, John Stevenson (*Stanford Univ.*)
- 34.2 On the Asymptotic Costs of Multiplexer-Based Reconfigurability** 790
Johnathan York, Derek Chiou (*Univ. of Texas, Austin*)
- 34.3 SALSA: Systematic Logic Synthesis of Approximate Circuits** 796
Swagath Venkataramani, Amit Sabne, Vivek Kozhikkottu, Kaushik Roy, Anand Raghunathan (*Purdue Univ.*)
- 34.4 Timing ECO Optimization Using Metal-Configurable Gate-Array Spare Cells** 802
Iris Hui-Ru Jiang (*National Chiao Tung Univ.*); Yao-Wen Chang, Hua-Yu Chang (*National Taiwan Univ.*)
- 34.5 Early Prediction of NBTI Effects Using RTL Source Code Analysis** 808
Kenneth Butler (*Texas Instruments, Inc.*); Heesoo Kim, Shobha Vasudevan, Jayanand Asok Kumar (*Univ. of Illinois at Urbana-Champaign*)
- 34.6 Generalized SAT-Sweeping for Post-Mapping Optimization** 814
Tobias Welp (*Univ. of California, Berkeley*); Smita Krishnaswamy (*Columbia Univ.*); Andreas Kuehlmann (*Coverity, Inc.*)

Session 35: Adaptive Computing: When, Where, Why, How?

Chair: Philip Brisk (*Univ. of California, Riverside*)

- 35.1 Accuracy-Configurable Adder for Approximate Arithmetic Designs** 820
Andrew B. Kahng, Seokhyeong Kang (*Univ. of California at San Diego*)

35.2	Recovery-Based Design for Variation-Tolerant SoCs Anand Raghunathan (<i>Purdue Univ.</i>); Sujit Dey (<i>Univ. of California at San Diego</i>); Vivek Kozhikkottu (<i>Purdue Univ.</i>)	826
35.3	A Hybrid NoC Design for Cache Coherence Optimization for Chip Multiprocessors Ohyoung Jang, Wei Ding, Yuanrui Zhang, Mahmut Kandemir, Mary Jane Irwin, Hui Zhao (<i>Pennsylvania State Univ.</i>)	834
35.4	Architecture Support for Accelerator-Rich CMPs Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Glenn Reinman (<i>Univ. of California, Los Angeles</i>)	843
35.5	A QoS-Aware Memory Controller for Dynamically Balancing GPU and CPU Bandwidth Use in an MPSoC Min Kyu Jeong (<i>Univ. of Texas, Austin</i>); Nigel Paver (<i>ARM, Inc.</i>); Mattan Erez (<i>Univ. of Texas, Austin</i>); Chander Sudanthi (<i>ARM, Inc.</i>)	850
35.6	Metronome: Operating System Level Performance Management via Self-Adaptive Computing Filippo Sironi, Davide Basilio Bartolini (<i>Politecnico di Milano</i>); Simone Campanoni (<i>Harvard Univ.</i>); Fabio Cancar� (<i>Politecnico di Milano</i>); Henry Hoffmann (<i>Massachusetts Institute of Technology</i>); Donatella Sciuto, Marco Santambrogio (<i>Politecnico di Milano</i>)	856

Session 36: Yin and Yang of Memories: The Power-Performance Trade-Off

Chair: Yiran Chen (*Univ. of Pittsburgh*)

36.1	Adaptive Power Management of On-Chip Video Memory for Multiview Video Coding Muhammad Shafique, Joerg Henkel (<i>Karlsruhe Institute of Technology</i>); Sergio Bampi (<i>Univ. Federal do Rio Grande do Sul</i>); Bruno Zatt (<i>Karlsruhe Institute of Technology</i>); F�bio Leandro Walter (<i>Univ. Federal do Rio Grande do Sul</i>)	866
36.2	Heterogeneous Multi-Channel: Fine-Grained DRAM Control for Both System Performance and Power Efficiency Guangfei Zhang (<i>Institute of Computing Tech.</i>); Huandong Wang (<i>Loongson Technology Corp., Ltd</i>); Xinke Chen (<i>Institute of Computing Tech.</i>); Shuai Huang (<i>Loongson Technology Corp., Ltd.</i>); Peng Li (<i>Institute of Computing Tech.</i>)	876
36.3	Joint Management of RAM and Flash Memory with Access Pattern Considerations	882

Po-Chun Huang (*National Taiwan Univ.*); Yuan-Hao Chang (*Academia Sinica*);
Tei-Wei Kuo (*National Taiwan Univ., Academia Sinica*)

36.4 Hybrid DRAM/PRAM-Based Main Memory for Single-Chip CPU/GPU 888

Dongki Kim, Sunggu Lee, Sungjoo Yoo (*Pohang Univ. of Science and Technology*); Dong Hyuk Woo, DaeHyun Kim (*Intel Corp.*); Sungkwang Lee (*Pohang Univ. of Science and Technology*); Jaewoong Chung (*Intel Corp.*)

36.5 Write Performance Improvement by Hiding R Drift Latency in Phase-Change RAM 897

Youngsik Kim, Sungjoo Yoo, Sunggu Lee (*Pohang Univ. of Science and Technology*)

36.6 Constructing Large and Fast Multi-Level Cell STT-MRAM Based Cache for Embedded Processors 907

Lei Jiang, Jun Yang, Bo Zhao, Youtao Zhang (*Univ. of Pittsburgh*)

Session 38: Probabilistic Embedded Computing

Chair: Vincent Mooney (*Georgia Institute of Technology*)

38.1 Incorrect Systems: It's not the Problem It's the Solution. 913

Christoph M. Kirsch, Hannes Payer (*University of Salzburg*)

38.2 On Software Design for Stochastic Processors 918

Joseph Sloan, John Sartori, Rakesh Kumar (*Univ. of Illinois at Urbana-Champaign*)

38.3 What to Do About the End of Moore's Law, Probably! 924

Krishna Palem (*Nanyang Technological Univ., Rice Univ.*); Avinash Lingamneni (*Rice Univ.*)

38.4 Obtaining and Reasoning About Good Enough Software 930

Martin Rinard (*Massachusetts Institute of Technology*)

Session 39: Simulation-Based Verification: New Ways to Harness the Workhorse

Chair: Kerstin Eder (*Univ. of Bristol*)

39.1 Improving Gate-level Simulation Accuracy when Unknowns Exist 936

Chris Browy, Kai-Hui Chang (*Avery Design Systems, Inc.*)

39.2	Automated Feature Localization for Hardware Designs Using Coverage Metrics	941
	Goerschwin Fey (<i>German Aerospace Center</i>); Jan Malburg, Alexander Finder (<i>Univ. of Bremen</i>)	
39.3	Path Directed Abstraction and Refinement in SAT-Based Design Debugging	947
	Brian Keng, Andreas Veneris (<i>Univ. of Toronto</i>)	
39.4	Checking Architectural Outputs Instruction-By-Instruction on Acceleration Platforms	955
	Debapriya Chatterjee (<i>Univ. of Michigan</i>); Anatoly Koyfman, Ronny Morad, Avi Ziv (<i>IBM Haifa Research Lab.</i>); Valeria Bertacco (<i>Univ. of Michigan</i>)	

Session 40: Ultra-Low Power Using Subthreshold and Nearthreshold Operation

Chair: Mahadev Nemani (*Intel Corp.*)

40.1	Standard Cell Sizing for Subthreshold Operation	962
	Bo Liu, Jose Pineda de Gyvez (<i>Technische Univ. Eindhoven</i>); Jos Huisken, Maryam Ashouei (<i>Holst Centre</i>)	
40.2	Decoupling Capacitor Design Strategy for Minimizing Supply Noise of Ultra-Low Voltage Circuits	968
	Mingoo Seok (<i>Columbia Univ.</i>)	
40.3	Regaining Throughput Using Completion Detection for Error-Resilient Near-Threshold Logic	974
	Joseph Crop, Robert Pawlowski, Patrick Chiang (<i>Oregon State Univ.</i>)	
40.4	Process Variation in Near-Threshold Wide SIMD Architectures	980
	Chaitali Chakrabarti (<i>Arizona State Univ.</i>); Trevor Mudge, Scott Mahlke, Yongjun Park, Mark Woh, Ronald Dreslinski, Sangwon Seo, David Blaauw (<i>Univ. of Michigan</i>)	

Session 41: Top Picks of Run-Time Power Management Techniques

Chair: Jian-Jia Chen (*Karlsruhe Institute of Technology*)

41.1	Run-Time Power-Down Strategies for Real-Time SDRAM Memory Controllers	988
	Karthik Chandrasekar (<i>Delft Univ. of Technology</i>); Benny Akesson, Kees Goossens (<i>Technische Univ. Eindhoven</i>)	
41.2	Embedding Statistical Tests for On-Chip Dynamic Voltage and Temperature Monitoring	994

Lionel Vincent (*CEA-LETI Minatec*); Philippe Maurine (*Univ. Montpellier 2*);
Suzanne Lesecq, Edith Beigne (*CEA-LETI Minatec*)

41.3 Quality-Retaining OLED Dynamic Voltage Scaling for Video Streaming Applications on Mobile Devices 1000

Chun Jason Xue (*City Univ. of Hong Kong*); Yiran Chen (*Univ. of Pittsburgh*);
Mengying Zhao (*City Univ. of Hong Kong*); Xiang Chen, Jian Zeng (*Univ. of Pittsburgh*)

41.4 Traffic-Aware Power Optimization for Network Applications on Multicore Servers 1006

Laxmi Bhuyan, Raymond Klefstad, Jilong Kuang (*Univ. of California, Riverside*)

Session 42: The Dark Side of Test

Chair: Shreyas Sen (*Intel Corp.*)

42.1 Alternate Hammering Test for Application-Specific DRAMs and an Industrial Case Study 1012

Rei-Fu Huang (*MediaTek, Inc.*); Hao-Yu Yang, Mango C.-T. Chao (*National Chiao Tung Univ.*); Shih-Chin Lin (*United Microelectronics Corp.*)

42.2 Goal-Oriented Stimulus Generation for Analog Circuits 1018

Jayanand Asok Kumar, Shobha Vasudevan, Seyed Nematollah Ahmadyan (*Univ. of Illinois at Urbana-Champaign*)

42.3 TSV Open Defects in 3D Integrated Circuits: Characterization, Test, and Optimal Spare Allocation 1024

Krishnendu Chakrabarty, Fangming Ye (*Duke Univ.*)

42.4 Small Delay Testing for TSVs in 3-D ICs 1031

Yu-Hsiang Lin, Shi-Yu Huang (*National Tsing Hua Univ.*); Kun-Han Tsai, Wu-Tung Cheng, Stephen Sunter (*Mentor Graphics Corp.*); Yung-Fa Chou, Ding-Ming Kwai (*Industrial Technology Research Institute*)

Session 44: Design Challenges and EDA Solutions for Wireless Sensor Networks

Chair: Roman Hermida (*Complutense Univ.*)

44.1 Circuit and System Design Guidelines for Ultra-Low Power Processing 1037

Dongmin Yoon, David Blaauw, Yejoong Kim, Yoonmyung Lee, Dennis Sylvester (*Univ. of Michigan*)

44.2 Design Exploration of Energy-Performance Trade-Offs for Wireless Sensor Networks 1043

Ivan Beretta (*Ecole Polytechnique Fédérale de Lausanne*); Francisco Rincon (*Univ. Complutense Madrid*); Nadia Khaled (*Nestlé Research Center*); Paolo Grassi (*Politecnico di Milano*); Vincenzo Rana, David Atienza (*Ecole Polytechnique Fédérale de Lausanne*)

- 44.3 Energy Harvesting and Power Management for Autonomous Sensor Nodes** 1049
Jerome Willemin (*CEA-LETI*); Christian Piguet (*Centre Suisse d'Electronique et Microtechnique SA*); Edith Beigné, Jean-Frederic Christmann, Cyril Condemine (*CEA-LETI*)

Session 45: Surviving Timing Challenges in Nanometer Designs

Chair: Florentin Dartu (*Synopsys, Inc.*)

- 45.1 Functional Timing Analysis Made Fast and General** 1055
Jie-Hong Roland Jiang, Yi-Ting Chung (*National Taiwan Univ.*)

- 45.2 Timing Analysis with Nonseparable Statistical and Deterministic Variations** 1061
Jeffrey Hemmett, Natesan Venkateswaran, Jeremy Leitzen (*IBM Systems and Technology Group*); Jinjun Xiong (*IBM T.J. Watson Research Ctr.*); Eric Foreman (*IBM Corp.*); Debjit Sinha (*IBM Systems and Technology Group*); Vladimir Zolotov (*IBM T.J. Watson Research Ctr.*); Chandu Visweswariah (*IBM Systems and Technology Group*)

- 45.3 Reversible Statistical Max/Min Operation: Concept and Applications to Timing** 1067
Debjit Sinha, Natesan Venkateswaran (*IBM Systems and Technology Group*); Vladimir Zolotov (*IBM T.J. Watson Research Ctr.*); Jinjun Xiong (*IBM T.J. Watson Research Ctr.*); Chandu Visweswariah (*IBM Systems and Technology Group*)

- 45.4 Predicting Timing Violations Through Instruction-Level Path Sensitization Analysis** 1074
Sanghamitra Roy, Koushik Chakraborty (*Utah State Univ.*)

Session 46: Special Delivery: Challenges in Packaging

Chair: Tan Yan (*Synopsys, Inc.*)

- 46.1 A Chip-Package-Board Co-Design Methodology** 1082
Hsu-Chieh Lee, Yao-Wen Chang (*National Taiwan Univ.*)

- 46.2 Obstacle-Avoiding Free-assignment Routing for Flip-Chip Designs** 1088
I-Jye Lin, Chin-Fang Shen, Chen-Feng Chang (*Synopsys, Inc.*); Yao-Wen Chang, Yuan-Kai Ho, Hsu-Chieh Lee, Po-Wei Lee (*National Taiwan Univ.*)

- 46.3 Clock Tree Synthesis with Methodology of Re-Use in 3-D IC** 1094
TingTing Hwang, Fu-Wei Chen (*National Tsing Hua Univ.*)
- 46.4 Can Pin Access Limit the Footprint Scaling?** 1100
Xiang Qiu, Malgorzata Marek-Sadowska (*Univ. of California, Santa Barbara*)

Session 47: Renovate Analog and Mixed-Signal Circuit Simulations

Chair: Chenjie Gu (*Intel Corp.*)

- 47.1 Yield Estimation via Multi-Cones** 1107
Rouwaida Kanj (*American Univ. of Beirut*); Rajiv Joshi (*IBM T.J. Watson Research Ctr.*); Zhuo Li, Jerry Hayes (*IBM Research - Austin*); Sani Nassif (*IBM Research - Austin*)
- 47.2 Efficient Trimmed-Sample Monte Carlo Methodology and Yield-Aware Design Flow for Analog Circuits** 1113
Wei-Yi Hu, Yi-Kan Cheng, Chin-Cheng Kuo, Yi-Hung Chen, Jui-Feng Kuan (*Taiwan Semiconductor Manufacturing Co., Ltd.*)
- 47.3 Towards Efficient SPICE-Accurate Nonlinear Circuit Simulation with On-the-Fly Support-Circuit Preconditioners** 1119
Xueqian Zhao, Zhuo Feng (*Michigan Technological Univ.*)
- 47.4 Sparse LU Factorization for Parallel Circuit Simulation on GPU** 1125
Ling Ren, Xiaoming Chen, Yu Wang, Chenxi Zhang, Huazhong Yang (*Tsinghua Univ.*)

Session 48: Heterogenous Platforms: Challenges and Opportunities

Chair: Norbert Wehn (*Univ. of Kaiserslautern*)

- 48.1 Is Dark Silicon Useful? Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse** 1131
Michael Taylor (*Univ. of California at San Diego*)
- 48.2 Platform 2012 - A Many-Core Computing Accelerator for Embedded SoCs: Performance Evaluation of Visual Analytics Applications** 1137
Luca Benini (*Univ. di Bologna, STMicroelectronics*); Denis Dutoit, Fabien Clermidy (*STMicroelectronics, CEA-LETI*); Germain Haugou, Thierry Lepley, Bruno Jego, Diego Melpignano, Eric Flamand (*STMicroelectronics*)

Session 50: Hot Chips Running Cool - Energy Efficient Near-Threshold Computing and its Barriers

Chair: David Brooks (*Harvard Univ.*)

50.1	Assessing the Performance Limits of Parallelized Near-Threshold Computing	1143
	Kory Sewell, Trevor Mudge, David Blaauw, Dennis Sylvester, Nathaniel Pinckney, Ronald Dreslinski, David Fick (<i>Univ. of Michigan</i>)	
50.2	Near-Threshold Voltage (NTV) Design - Opportunities and Challenges	1149
	Himanshu Kaul, Mark Anders, Steven Hsu, Amit Agarwal, Ram Krishnamurthy, Shekhar Borkar (<i>Intel Corp.</i>)	
50.3	Near-Threshold Operation for Power-Efficient Computing? It Depends	1155
	Leland Chang, Wilfried Haensch (<i>IBM T.J. Watson Research Ctr.</i>)	
50.4	Not so Fast my Friend: Is Near-Threshold Computing the Answer for Power Reduction of Wireless Devices?	1160
	Matt Severson, Kendrick Yuen, Yang Du (<i>Qualcomm, Inc.</i>)	

Session 51: Yielding in an Uncertain World

Chair: Rob Aitken (*ARM, Inc.*)

51.1	Accurate Process-Hotspot Detection Using Critical Design Rule Extraction	1163
	Yen-Ting Yu (<i>National Chiao Tung Univ.</i>); Ya-Chung Chan (<i>Mstar Semiconductor</i>); Subarna Sinha (<i>Stanford Univ.</i>); Iris Hui-Ru Jiang (<i>National Chiao Tung Univ.</i>); Charles Chiang (<i>Synopsys, Inc.</i>)	
51.2	Improved Tangent Space-Based Distance Metric for Accurate Lithographic Hotspot Classification	1169
	Xuan Zeng, Jing Guo, Fan Yang (<i>Fudan Univ.</i>); Subarna Sinha (<i>Stanford Univ.</i>); Charles Chiang (<i>Synopsys, Inc.</i>)	
51.3	Simultaneous Flare Level and Flare Variation Minimization with Dummification in EUVL	1175
	Shao-Yun Fang, Yao-Wen Chang (<i>National Taiwan Univ.</i>)	
51.4	A Novel Layout Decomposition Algorithm for Triple Patterning Lithography	1181
	Shao-Yun Fang, Yao-Wen Chang, Wei-Yu Chen (<i>National Taiwan Univ.</i>)	
51.5	PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability Analysis Method	1187
	Wujie Wen, YaoJun Zhang, Yiran Chen (<i>Univ. of Pittsburgh</i>); Yu Wang (<i>Tsinghua Univ.</i>); Yuan Xie (<i>Pennsylvania State Univ.</i>)	
51.6	Exploiting Narrow-Width Values for Process Variation-Tolerant 3-D Microprocessors	1193

Sung Woo Chung, Joonho Kong (*Korea Univ.*)

Session 52: High-Level Synthesis is Not Just About Translation!

Chair: Satnam Singh (*Google, Inc.*)

- 52.1 Hardware Synthesis of Recursive Functions through Partial Stream Rewriting** 1203
Christian Haubelt, Lars Middendorf (*Univ. of Rostock*); Christophe Bobda (*Univ. of Arkansas*)
- 52.2 Chisel: Constructing Hardware in a Scala Embedded Language** 1212
Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimantas Avizienis, John Wawrzynek, Krste Asanovic (*Univ. of California, Berkeley*)
- 52.3 Specification and Synthesis of Hardware Checkpointing and Rollback Mechanisms** 1222
Carven Chan, Sharad Malik, Divjyot Sethi, Daniel Schwartz-Narbonne (*Princeton Univ.*)
- 52.4 Optimizing Memory Hierarchy Allocation with Loop Transformations for High-Level Synthesis** 1229
Jason Cong, Peng Zhang, Yi Zou (*Univ. of California, Los Angeles*)
- 52.5 A Metric for Layout-Friendly Microarchitecture Optimization in High-Level Synthesis** 1235
Jason Cong, Bin Liu (*Univ. of California, Los Angeles*)
- 52.6 Computer Generation of Streaming Sorting Networks** 1241
Marcela Zuluaga (*Eidgenössische Technische Hochschule Zürich*); Peter Milder (*Carnegie Mellon Univ.*); Markus Püschel (*Eidgenössische Technische Hochschule Zürich*)

Session 53: Wild And Crazy Ideas

Chair: Farinaz Koushanfar (*Rice Univ.*)

- 53.1 CrowdMine: Towards Crowdsourced Human-Assisted Verification** 1250
Wenchao Li, Sanjit A. Seshia (*Univ. of California, Berkeley*); Somesh Jha (*Univ. of Wisconsin, Madison*)
- 53.2 Extracting Design Information from Natural Language Specifications** 1252
Ian G. Harris (*Univ. of California, Irvine*)

Material Implication in CMOS: A New Kind of Logic

53.3	Elkim Roa (<i>Purdue Univ.</i>); Wu-Hsin Chen (<i>Purdue University</i>); Byunghoo Jung (<i>Purdue Univ.</i>)	1254
53.4	Boolean Satisfiability Using Noise-Based Logic Pey-Chang Kent Lin, Ayan Mandal, Sunil Khatri (<i>Texas A&M Univ.</i>)	1256
53.5	Cognitive Computing with Spin-Based Neural Networks Georgios Panagopoulos, Kaushik Roy, Mrigank Sharad (<i>Purdue Univ.</i>); Charles Augustine (<i>Intel Corp.</i>)	1258
53.6	Capacitance of TSVs in 3-D Stacked Chips a Problem? Not for Neuromorphic Systems! Antoine Joubert (<i>CEA-LETI Minatec</i>); Marc Duranton (<i>CEA-LIST</i>); Bilel Belhadj (<i>CEA-LETI Minatec</i>); Olivier Temam (<i>INRIA</i>); Rodolphe Héliot (<i>CEA-LETI Minatec</i>)	1260

Session 54: Optimizing Embedded Software for High Performance and Reliability

Chair: Rodric Rabbah (*IBM Research*)

54.1	Communication-Aware Mapping of KPN Applications onto Heterogeneous MPSoCs Jeronimo Castrillon, Andreas Tretter, Rainer Leupers, Gerd Ascheid (<i>RWTH Aachen Univ.</i>)	1262
54.2	Unrolling and Retiming of Stream Applications onto Embedded Multicore Processors Weijia Che, Karam Chatha (<i>Arizona State Univ.</i>)	1268
54.3	Exploiting Spatiotemporal and Device Contexts for Energy-Efficient Mobile Embedded Systems Chris Ohlsen, Sudeep Pasricha, Charles Anderson, Brad Donohoo (<i>Colorado State Univ.</i>)	1274
54.4	EPIMap: Using Epimorphism to Map Applications on CGRAs Mahdi Hamzeh, Aviral Shrivastava, Sarma Vrudhula (<i>Univ. of California, Los Angeles</i>)	1280
54.5	Instruction Scheduling for Reliability-Aware Compilation Semeen Rehman, Muhammad Shafique, Joerg Henkel (<i>Karlsruhe Institute of Technology</i>)	1288
54.6	Compiling for Energy Efficiency on Timing Speculative Processors Rakesh Kumar, John Sartori (<i>Univ. of Illinois at Urbana-Champaign</i>)	1297