

# **2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems**

**(ASYNC 2012)**

**Kgs. Lyngby, Denmark  
7 – 9 May 2012**



**IEEE Catalog Number: CFP12012-PRT  
ISBN: 978-1-4673-1360-5**

# 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems

## ASYNC 2012

### Table of Contents

Message from the Chairs.....	viii
Symposium Committee.....	x
Technical Program Committee.....	xi
Additional Reviewers.....	xii
Steering Committee.....	xiii
Keynotes.....	xiv

---

### Session 1 - Performance Analysis & Optimization

Statistical Analysis and Optimization of Asynchronous Digital Circuits .....	1
<i>Tsung-Te Liu and Jan M. Rabaey</i>	
Performance Bounds of Asynchronous Circuits with Mode-Based Conditional Behavior .....	9
<i>Mehrdad Najibi and Peter A. Beerel</i>	
Adapting Asynchronous Circuits to Operating Conditions by Logic Parametrisation .....	17
<i>Andrey Mokhov, Danil Sokolov, and Alex Yakovlev</i>	

### Session 2 - Processor Case Studies

A Digital Neurosynaptic Core Using Event-Driven QDI Circuits .....	25
<i>Nabil Imam, Filipp Akopyan, John Arthur, Paul Merolla, Rajit Manohar, and Dharmendra S. Modha</i>	
A Low Power Asynchronous GPS Baseband Processor .....	33
<i>Benjamin Z. Tang, Stephen Longfield Jr., Sunil A. Bhave, and Rajit Manohar</i>	

### **Session 3 - Asynchronous Memories**

High-Throughput Low-Energy Content-Addressable Memory Based on Self-Timed Overlapped Search Mechanism .....	41
<i>Naoya Onizawa, Shoun Matsunaga, Vincent C. Gaudet, and Takahiro Hanyu</i>	
An Asynchronous Fully Digital Delay Locked Loop for DDR SDRAM Data Recovery .....	49
<i>J.D. Garside, S.B. Furber, S. Temple, D.M. Clark, and L.A. Plana</i>	

### **Session 4 - Synthesis and CAD**

A Fast Hierarchical Approach to Resource Sharing in Pipelined Asynchronous Systems .....	57
<i>John Hansen and Montek Singh</i>	
Uncle - An RTL Approach to Asynchronous Design .....	65
<i>Robert B. Reese, Scott C. Smith, and Mitchell A. Thornton</i>	
A Pseudo-Synchronous Implementation Flow for WCHB QDI Asynchronous Circuits .....	73
<i>Yvain Thonnart, Edith Beigné, and Pascal Vivet</i>	

### **Session 5 - Arithmetic Circuits**

Ultra Low Power Booth Multiplier Using Asynchronous Logic .....	81
<i>Jiaoyan Chen, Emanuel Popovici, Dilip Vasudevan, and Michel Schellekens</i>	
An Asynchronous Floating-Point Multiplier .....	89
<i>Basit Riaz Sheikh and Rajit Manohar</i>	
An Asynchronous Divider Implementation .....	97
<i>Navaneeth Jamadagni and Jo Ebergen</i>	

### **Session 6 - Industry Practice**

Tiempo Asynchronous Circuits System Verilog Modeling Language .....	105
<i>Marc Renaudin and Alain Fonkoua</i>	
Introduction to Octasic Asynchronous Processor Technology .....	113
<i>Michel Laurence</i>	

### **Session 7 - GALS and Signaling**

DVFS Based on Voltage Dithering and Clock Scheduling for GALS Systems .....	118
<i>Manoj Kumar Yadav, Mario R. Casu, and Maurizio Zamboni</i>	
Performance Analysis of GALS Datalink Based on Pausible Clocking .....	126
<i>Xin Fan, Milos Krstic, and Eckhard Grass</i>	

PID (Partial Inversion Data): An M-of-N Level-Encoded Transition Signaling  
Protocol for Asynchronous Global Communication .....134  
*Marco Cannizzaro and Luciano Lavagno*

## **Session 8 - Fault Tolerance**

Adding Temporal Redundancy to Delay Insensitive Codes to Mitigate Single  
Event Effects .....142  
*Julian Pontes, Ney Calazans, and Pascal Vivet*

Self Synchronous Circuits for Error Robust Operation in Sub-100nm  
Processes .....150  
*Benjamin Devlin, Makoto Ikeda, and Kunihiro Asada*

**Author Index** .....158