## 2012 16th CSI International Symposium on Computer Architecture and Digital Systems

(CADS 2012)

Shiraz, Fars, Iran 2 – 3 May 2012



**IEEE Catalog Number: ISBN:** 

CFP1236J-PRT 978-1-4673-1481-7

## **Table of Contents**

Implementation of Reversible Logic Design in Nanoelectronics on Basis of Majority Gates	1
Arman Roohi, Hossein Khademolhosseini, Samira Sayedsalehi, Keivan Navi	
An Applicable High-Efficient CNTFET-Based Full Adder Cell for Practical Environments	7
Mona Moradi, Reza Faghih Mirzaee, Mohammad Hossein Moaiyeri, Keivan Navi	
AN EFFICIENT FAULT TOLERANT ROUTING ALGORITHM FOR BINARY CUBE INTERCONNECTION NETWORKS	13
H. Habibian, A. Patooghy, M. Fazeli	
ParSA: Parallel Simulated Annealing Placement Algorithm for Multi-core Systems	19
Mercedeh Sanjabi, Ali jahanian, Saba Amanollahi, Negar Miralaei	
Improved Performance and Power Consumption of Three-dimensional FPGAs using Carbon Nanotube Interconnects	25
Fatemeh Khoonbani, Ali Jahanian	
Modeling, Evaluation and Mitigation of SEU Error in Three-Dimensional FPGAs	31
Mona Nassehi Osgooi, Ali Jahanian, Hamid. R. Zarandi	
Profile-Guided Application Partitioning for Heterogeneous Reconfigurable Platforms	37
S. Arash Ostadzadeh, Roel Meeuws, Imran Ashraf, Carlo Galuzzi, Koen Bertels	
Value-Aware Low-Power Register File Architecture	44
Seyed Nematollah Ahmadian, Mahdi Fazeli, Nahid Farhady Ghalaty, Seyed Ghassem Miremadi	

Design and Analysis of a New Sub-Threshold DTMOS SRAM Cell Structure	50
Samaneh Soleimani-Amiri, Ali Afzali-Kusha, Ahmad Sammak	
A 0.7-to-1.1-GHz All-Digital Phase-Locked Loop With A New Phase Frequency Detector AND Controlled Oscillator With Body-Biasing	54
Mohammad hassan shabaany, Mohsen saneei	
A Novel Soft Error Harden ed Latch Design in 90nm CMOS	60
Saeideh Shirinzadeh, Rahebeh Niaraki Asli	
Extracting One-way Quantum Computation Patterns from Quantum Circuits	64
Mahboobeh Houshmand, Mohammad Hosse in Samavatian, Morteza Saheb Zamani, Mehdi S	edighi
A Novel High-Speed Low-Power Binary Signed-Digit Adder	70
Somayeh Timarchi, Parham Ghayour, Asadollah Shahbahrami	
Soft-Error-Immune Communication Network using Unbalanced Protection Selection	75
Mohammadreza Najafi, Samaneh Ghandali, Zainalabedin Navabi	
Fully Contention-Free Optical NoC Based on Wavelenght Routing	81
Hoda Aghaei Khouzani, Somayyeh Koohi, Shaahin Hessabi	
A High Performance, Race Eliminated, Two Phase Nonoverlapping Clocked All-N-Logic for both Strong and Subthreshold Designs	87
M. Kargar, M. B. Ghaznavi-Ghoushchi	

Two Phase Nonoverlapping Clocked All-N-Logic in Subthreshold Region with 49fJ Power Delay Product	93
M. Kargar, M. B. Ghaznavi-Ghoushchi	
Design and Implementation of a New Symmetric Built-In Redundancy Analyzer	99
Payam Habiby, Rahebeh Niaraki Asli	
Analytical Performance Evaluation of Molecular Logic Circuits	104
Mehdi Ghasem, Mohammad Hossein Moaiyeri, Keivan Navi	
Fault-Tolerant Assessment and Enhancement in the Reconfigurable Network-on-Chip	109
Ronak Salamat, Hamid Reza Zarandi	
An Efficient Technique to Tolerate MBU Faults in Register File of Embedded Processors	115
M.A.Abazari, M.Fazeli, A. Patooghy, S. G.Miremadi	
Assessment of Nano-Scale Muller C-elements Under Variability Based on a New Fault Model	121
Mohsen Raji, Behnam Ghavami, Hamid R. Zarandi, Hossein Pedram	
Communication and Congestion Aware Run-Time Task Mapping on Heterogeneous MPSoCs	127
Elyas Khajekarimi, Mahmoud Reza Hashemi	
Evaluating location of Memory Controller in On-chip Communication Networks	133
Masoud Dehyadegari, Siamak Mohammadi, Naser Yazdani	

Radix-10 addition with Radix-1000 encoding of decimal operands	139
Samaneh Emami, Morteza Dorrigiv, Ghassem Jaberipur	
BILBO-friendly Hybrid BI ST Architecture with Asymmetric Polynomial Reseeding	145
Elahe Sadredini, Mohammadreza Najafi, Mahmood Fathy, Zeinalabedin Navabi	
Data Center Power Reduction by Heuristic Variation Aware Server Placement and Chassis Consolidation	150
Ali Pahlavan, Mahmoud Momtazpour, Maziar Goudarzi	
On the Reliability of Switching and Multivalued Networks	156
Ali Abbasinasab, S. N. Yanushkevich	
A novel approach for encoding quantum block stabilizer codes	162
Monireh Houshmand, Moein Sarvaghad, Ali Karimi-lenji	
PARS – An Efficient Congestion-Aware Routing Method for Networks-on-Chip	166
Xin Chang, Masoumeh Ebrahimi, Masoud Daneshtalab, Tomi Westerlund, Juha Plosila	
A Genetic-based Optimal Checkpoint Placement Strategy for Multicore Processors	172
Atieh Lotfi, Saeed Safari	
A Preliminary Study of Incorporating GPUs in the Hadoop Framework	178
Amin Abbasi, Farshad Khunjush, Reza Azimi	