

2012 IEEE 10th International New Circuits and Systems Conference

(NEWCAS 2012)

**Montreal, Quebec, Canada
17-20 June 2012**



**IEEE Catalog Number: CFP12NEW-PRT
ISBN: 978-1-4673-0857-1**

Table des matières Table of content

Session A1L-A : Digital Circuit Design I

Efficient Hardware Implementation of Threshold Neural Networks

B. Zamanlooy, M. Mirhassani - University of Windsor, Canada

Stochastic Chase Decoder for Reed-Solomon Codes

R. Héloir, C. Leroux, S. Hemati, M. Arzel, W. Gross

{1} Institut Polytechnique de Bordeaux, France; {2} Institut Telecom, Telecom Bretagne, France; {3} McGill University, Canada

Residue-Weighted Number Conversion for Moduli Set $\{2^{2n}-1, 2^{2n+1}-1, 2^n\}$ Using Signed-Digit Number

C. Jiang, S. Wei Gunma University, Japan

An Improved BCD Adder Using 6-LUT FPGAs

S. Gao, D. Al-Khalili, N. Chabini Royal Military College of Canada, Canada

A Hybrid NoC Combining SDM-TDM Based Circuit-Switching with Packet-Switching for Real-Time Applications

A. Kuti Lusala, J. Legat Université catholique de Louvain, Belgium

Session A1L-B : Oscillators & Frequency Synthesis

A New Oscillator-Based Random Number Generator

J. Aguilar Angulo, E. Kussener, H. Barthelemy, B. Duval

{1} Institut Matériaux Microélectronique Nanosciences de Provence, France; {2} INVIA - Secure Semiconductor, France

VHDL-AMS Model of an Injection Locked VCO

Q. Béraud-Sudreau, O. Mazouffre, M. Pignol, L. Baguena, C. Neveu, J. Begueret, T. Taris

{1} CNES, France; {2} Thales Alenia Space, France; {3} Université de Bordeaux, IMS, France

A Frequency-Domain Study of Lock Range of Harmonic Oscillators with Multiple Injections

F. Yuan, Y. Zhou Ryerson University, Canada

Bifrequency Characterization of Linear Time-Varying Systems

S. Erfani, M. Ahmadi, N. Bayan

{1} B Braun Medical Inc, United States; {2} University of Windsor, Canada

Table des matières Table of content

A Temperature Compensated CMOS Ring Oscillator for Wireless Sensing Applications +

J. Nebhen^{3}, S. Meillère^{3}, M. Masmoudi^{2}, J. Seguin^{3}, H. Barthelemy^{1}, K. Aguir^{3}
{1}Institut Matériaux Microélectronique Nanosciences de Provence, France; {2}National Engineering School of Sfax, Tunisia; {3}Université d'Aix-Marseille / IM2NP, France

Session A2L-A : Image & Video Processing

A Subpixel-Based Fingerprint Reconstruction Algorithm (%)

A. Habegger, L. Mueller, J. Goette, M. Jacomet Bern University of Applied Sciences, Switzerland

Design of Unified Support Vector Machine Circuit for Pedestrians and Cars Detection ()

S. Kim^{1}, S. Lee^{2}, K. Min^{2}, K. Cho^{1}
{1}Hankuk University of Foreign Studies, Korea, South; {2}Korea Electronics Technology Institute, Korea, South

Parallelization Strategies of the Canny Edge Detector for Multi-Core CPUs and Many-Core GPUs (-)

T. Ben Cheikh^{2}, G. Beltrame^{2}, G. Nicolescu^{2}, F. Cheriet^{2}, S. Tahar^{1}
{1}Concordia University, Canada; {2}École Polytechnique de Montréal, Canada

Self-Sorting FFT Method Eliminating Trivial Multiplication and Suitable for Embedded DSP Processor ()

M. Jaber, D. Massicotte Université du Québec a Trois-Rivieres, Canada

Session A2L-B : Analog Circuits Design

A Reconfigurable Inductor-Less CMOS Low Noise Amplifier for Multi-Standard Applications +

A. Slimane^{1}, M. Belaroussi^{1}, F. Haddad^{2}, S. Bourdel^{3}, H. Barthélemy^{2}
{1}Center for Development of Advanced Technologies, Algeria; {2}Institut Matériaux Microélectronique Nanosciences de Provence, France; {3}Université d'Aix-Marseille / IM2NP, France

Transconductance/Drain Current Based Distortion Analysis for Analog CMOS Integrated Circuits (%)

J. Ou, F. Farahmand Sonoma State University, United States

Design of an Adjustable Bias Circuit Using a Single-Sided CMOS Supply for Avalanche Photodiodes ()

S. Deng, A. Morrison University College Cork, Ireland

Table des matières Table of content

Varactor-Tuned Active Miniature Notch Filter*** -**

R. Lababidi{2}, S. Bourdel{2}, J. Gaubert{2}, A. Louzir{1}, J. Robert{1}, J. Le Naour{1}, D. Lo Hine Tong{1}, J. Lintignat{3}, B. Jarry{3}, B. Barelaud{3}
{1}Technicolor Research & Innovation, France; {2}Université d'Aix-Marseille / IM2NP, France;
{3}University of Limoges, France

Session A3P-C : Digital Circuit Design III

Determining the Quality Metrics for PUFs and Performance Evaluation of Two RO-PUFs ***+**

G. Kömürçü{2}, G. Dündar{1}
{1}Bogazici University, Turkey; {2}Tubitak/Bilgem, Turkey

Replica Bit-Line Technique for Embedded Multilevel Gain-Cell DRAM***++**

M. Khalid, P. Meinerzhagen, A. Burg
École Polytechnique Fédérale de Lausanne, Switzerland

New Design of Transient-Noise Detection Circuit with SCR Device for System-Level ESD Protection*** , %**

M. Ker, W. Lin
National Chiao-Tung University, Taiwan

Transistor Sizing and Gate Sizing Using Geometric Programming Considering Delay Minimization *** ,)**

G. Posser, G. Flach, G. Wilke, R. Reis
Universidade Federal do Rio Grande do Sul, Brazil

Session A3P-D : Digital Circuit Design II

Neuro-SRAM Technology**, -**

N. Saleh{1}, A. Haidar{1}, A. Kassem{3}, L. Nimri{2}
{1}Beirut Arab University, Lebanon; {2}Lebanese University, Lebanon; {3}Notre Dame University, Lebanon

New Digital Predistortion Design Based on Mixed-Signal Cartesian Feedback Training for 3G Homodyne Transmitter*- '**

W. Sanaa{4}, B. Le Gal{2}, D. Dallet{2}, C. Rebai{3}, N. Deltimple{2}, D. Belot{1}, E. Kervhervé{2} {1}STMicroelectronics, France; {2}Université de Bordeaux, IMS, France; {3}University of Carthage, France; {4}University of Carthage & Université de Bordeaux, France

Scalable Serial-Configuration Scheme for MTJ/MOS-Hybrid Variation-Resilient VLSI System - +**

M. Natsui, T. Hanyu
Tohoku University, Japan

Table des matières Table of content

A Parallel Decimal Adder with Carry Correction During Binary Accumulation

K. Lin, J. Shih, T. Lin, Y. Wang Fu Jen
Catholic University, Taiwan

On-Chip Voltage Regulator Without Physical Inductor

M. Humayun, J. Gjanci, M. Chowdhury
University of Illinois at Chicago, United States

Session A3P-E : Signal, Image & Video Processing

FPGA-Implementation of Pipelined Neural Network for Power Amplifier Modeling

R. Ntouné Ntouné, M. Bahoura, C. Park
Université du Québec à Rimouski, Canada

Optimize Hardware with Fixed-Point Variable Length Phase Factors

T. Schmuland^{1}, M. Jamali^{1}, M. Longbrake^{2}, P. Buxa^{2}
^{1}University of Toledo, United States; ^{2}Wright-Patterson AFB/AFRL, United States

An Effective Target Tracking Algorithm with Anti-RGPO Ability

T. Cheng, Z. He, Y. Li
University of Electronic Science and Technology, China

Prediction of Hot-Spots in Protein Sequences Using Statistically Optimal Null Filters

R. Kakumani^{1}, M. Ahmad^{1}, V. Devabhaktuni^{2}
^{1}Concordia University, Canada; ^{2}University of Toledo, United States

High-Voltage-Tolerant Stimulator with Adaptive Loading Consideration for Electronic Epilepsy Prosthetic SoC in a 0.18- μ m CMOS Process

C. Lin, Y. Li, M. Ker
National Chiao-Tung University, Taiwan

Session A3P-F : CAD & Design Tools II

An Effective Method to Use GPU for Rectangle Packing

M. Kataoka^{1}, S. Tsukiyamia^{1}, T. Kambe^{2}, M. Fukui^{3}
^{1}Chuo University, Japan; ^{2}Kinki University, Japan; ^{3}Ritsumeikan University, Japan

Statistical Delay Modelling of Manufacturing Process Variations at System Level

C. Ni, G. Russell, A. Bystrov
Newcastle University, United Kingdom

Table des matières Table of content

An Approach to Localization Scheme of Wireless Sensor Networks Based on Artificial Neural Networks and Genetic Algorithms

S. Chagas, J. Martins, L. de Oliveira
Universidade Federal de Santa Maria, Brazil

Session A4L-A : Low Power and/or High Performance ICs & Systems for Medical Application

A Wirelessly Ultra-Low-Power System for Equilibrium Measurements in Total Hip Replacement Surgery

Z. Wang^{2}, H. Chen^{2}, M. Liu^{2}, H. Jiang^{2}, T. Sun^{2}, X. Zhang^{1}
{1}Institute of Semiconductors, Chinese Academy of Sciences, China; {2}Tsinghua University, China

Ultra-Low-Power RF Transceivers for WBANs in Medical Applications

N. Wu, Q. Zhang
Institute of Semiconductors, Chinese Academy of Sciences, China

Real-Time Multi-Channel System for Neural Spikes Acquisition and Detection

L. Huang, X. Zhang, N. Guan, S. Chen, Y. Gui, W. Pei, H. Chen
Institute of Semiconductors, Chinese Academy of Sciences, China

Energy Efficient Diagnostic Grade Mobile ECG Monitoring

C. Chan^{2}, W. Chou^{2}, C. Chen^{2}, Y. Ho^{1}, Y. Lin^{1}, H. Ma^{2}
{1}National Taiwan University Hospital and National Taiwan University, Taiwan; {2}National Tsing Hua University, Taiwan

Default Connection in Multi-Electrode Leads for Cardiac Pacemakers

I. Seoudi^{2}, J. Debroux^{2}, M. Laflutte^{2}, A. Makdissi^{2}, K. Amara^{2}, R. Dal Molin^{2}, A. Amara^{1}
{1}ISEP, France; {2}Sorin Group, France

Session A4L-B : Latest CAD Techniques for Analog/Mixed-Signal Circuit Design Automation

Symbolic Nodal Analysis of Analog Integrated Circuits Using Pathological Elements

E. Tlelo-Cuautle^{1}, C. Sánchez-López^{2}, S. Tan^{3}
{1}INAOE, Mexico; {2}Universidad Autonoma de Tlaxcala, Mexico; {3}University of California, Riverside, United States

Symbolic Time-Varying Root-Locus Analysis for Oscillator Design

Y. Zhu^{1}, G. Shi^{1}, F. Lee^{2}, A. Tai^{2}
{1}Shanghai Jiao Tong University, China; {2}Synopsys, Inc., United States

Table des matières Table of content

A Size Sensitivity Method for Interactive MOS Circuit Sizing

J. Chen^{1}, G. Shi^{1}, A. Tai^{2}, F. Lee^{2}

^{1}Shanghai Jiao Tong University, China; ^{2}Synopsys, Inc., United States

Transient Analysis of Large Linear Dynamic Networks on Hybrid GPU-Multicore Platforms

X. Liu^{2}, S. Tan^{2}, Z. Liu^{2}, H. Wang^{2}, T. Xu^{1}

^{1}Anhui University, China; ^{2}University of California, Riverside, United States

Globally Stable, Highly Parallelizable Fast Transient Circuit Simulation via Faber Series

Y. Li^{2}, Q. Chen^{2}, S. Weng^{1}, C. Cheng^{1}, N. Wong^{2}

^{1}University of California, San Diego, United States; ^{2}University of Hong Kong, Hong Kong

Session B1L-A : Test & Verification

Oversampled Multi-Phase Time-Domain Bit-Error Rate Processing for Transmitter Testing

R. Najafi^{2}, C. Banville^{1}, M. Hafed^{1}, Z. Zilic^{2} ^{1}DFT Microsystems, Canada; ^{2}McGill University, Canada

Using LCSS Algorithm for Circuit Level Verification of Analog Designs

R. Narayanan^{1}, A. Daghar^{1}, M. Zaki^{2}, S. Tahar^{1}

^{1}Concordia University, Canada; ^{2}Concordia University, Canada

Formal Error Analysis and Verification of a Frequency Domain Equalizer

A. Souari^{1}, S. Tahar^{1}, A. Gawanmeh^{2}

^{1}Concordia University, Canada; ^{2}Khalifa University, U.A.E.

Probabilistic Model Checking of Clock Domain Crossing Interfaces

Z. Al-Bayati^{1}, O. Ait Mohamed^{1}, Y. Savaria^{2}, M. Boukadoum^{3}

^{1}Concordia University, Canada; ^{2}École Polytechnique de Montréal, Canada; ^{3}Université du Québec à Montréal, Canada

Low-Cost SNR Estimation of Analog Signals Using Standard Digital Automated Test Equipment (ATE)

F. Azais, L. Latorre

Université Montpellier 2, France

Table des matières Table of content

Session B1L-B : Microsystems & Sensors

A Miniaturized Autonomous Microsystem for Hydrogen Gas Sensing Applications

N. Khosro Pour, F. Krummenacher, M. Kayal
Ecole Polytechnique Fédérale de Lausanne, Switzerland

Study of a High-Resolution and Low-Power CMOS Temperature Sensor

S. Hacine, F. Maily, L. Latorre, P. Nouet
Université Montpellier 2, France

A Cycle-Accurate Transaction-Level Modelled Energy Simulation Approach for Heterogeneous Wireless Sensor Networks

M. Galos, D. Navarro, F. Mieyeville, I. O'Connor
Institute de Nanotechnologie de Lyon, Ecole Centrale de Lyon, France

Compact Modeling of Vertical Hall-Effect Devices: Electrical Behavior

M. Madec, J. Schell, J. Kammerer, C. Lallement, L. Hebrard
Université de Strasbourg, France

SoNET: a Delay-Tolerant Geo-Sensor Network for Environmental Monitoring

F. Farahmand^{1}, P. Yu^{1}, J. Ou^{1}, J. Rodrigues^{2}
^{1}Sonoma State University, United States; ^{2}University of Beira Interior, Portugal

Session B2L-A : CAD & Design Tools I

A Statistically Optimal Macromodeling Framework with Application in Process Variation Analysis of MEMS Devices

B. Wu
Advanced Micro Devices, Inc., United States

Systematic Comparison of Two Low-Voltage Amplifiers Using Topology Matching and Performance Constraints

C. Ferent, A. Dobioli
State University of New York at Stony Brook, United States

GPU Approach to FPGA Placement Based on Star+

C. Fobel, G. Gréwal, R. Collier, D. Stacey
University of Guelph, Canada

A High Level Mixed Hardware/Software Modeling Framework for Rapid Performance Estimation

J. Kriegel^{2}, A. Pegatoquet^{2}, M. Auguin^{2}, F. Broekaert^{1}
^{1}Thales Communications and Security, France; ^{2}University of Nice Sophia-Antipolis, France

Table des matières Table of content

CAD Tool Autogeneration of VHDL FFT for FPGA/ASIC Implementation

T. Schmuland^{1}, M. Jamali^{1}, M. Longbrake^{2}, P. Buxa^{2}
^{1}University of Toledo, United States; ^{2}Wright-Patterson AFB/AFRL, United States

Session B2L-B : Analog to Digital Converters

Integrated Transmission Lines for Complementary Cross-Coupled Bandpass Filters in Sigma Delta Modulators

A. Zahabi, M. Anis, M. Ortmanns
Universität Ulm, Germany

Optimized New ADC Architecture Using Sigma Delta Modulators for Nonlinearly Distorted Signals

D. Pham^{2}, P. Desgreys^{2}, P. Loumeau^{2}, T. Ridgers^{1}
^{1}NXP Semiconductors, France; ^{2}Telecom-ParisTech, France

Error Feedback Based Noise Shaping in a Double Sampled ADC

V. Sarma, B. Sahoo
Amrita University, India

Robustness of Parallel Multi-Rate A/D Converters to Anti-Aliasing Filter Non-Idealities

C. Lelandais-Perrault, M. Roger
Supélec, France

Background Time Skew Calibration for Time-Interleaved ADC Using Phase Detection Method

R. Khalil^{2}, M. Louërat^{2}, R. Petigny^{1}, H. Gicquel^{1}
^{1}STMicroelectronics, France; ^{2}UPMC Sorbonne Universités, LIP6, France

Session B3P-C : Analog Circuits & Systems

Design Positive Feedback Technique for DC-Gain Enhancement of Folded Cascode Op-Amps

S. Farahmand, H. Shamsi K. N. Toosi
University of Technology, Iran

New Method Class D Amplifier Which Enables Reduction of RF Noise and Signal Distortion

T. Igarashi, N. Komine, L. Taihua, Y. Fukai, T. Arai, Y. Sano
Toyo University, Japan

Table des matières Table of content

Design and Modeling of ADPLL with Sliding-Window for Wide Range Frequency Tracking

C. Shan, D. Galayko, F. Anceau
UPMC Sorbonne Universités, LIP6, France

Session B3P-D : Circuits for Delta Sigma Architecture

A Digital Front-End of 16-Bit Audio Delta-Sigma DAC with Improved CSE Method and Novel DWA

J. Zhao, X. Wu, M. Zhao
Zhejiang University, China

N-Path gmC Filter Modeling and Analysis for Direct Delta-Sigma Receiver

M. Englund^{1}, O. Viitala^{1}, J. Rynänen^{1}, K. Koli^{2}
^{1}Aalto University, Finland; ^{2}ST-Ericsson, Turku, Finland

A Low Power RC Time Constant Auto-Tuning Circuit for RC-Integrators in High Linearity Continuous-Time Delta Sigma Modulators

C. Ouffoue, V. Nguyen, C. Jabbour, H. Fakhoury, P. Loumeau
Telecom-ParisTech, France

An Ultra-Low Power Redundant Split-DAC SA-ADC Using Power-Optimized Programmable Comparator

A. Arian^{2}, S. Hosseini-Khayat^{1}
^{1}Ferdowsi University of Mashhad, Iran; ^{2}Khorasan Institute of Higher Education, Iran

A 62-dB SNDR Second-Order Gated Ring Oscillator TDC with Two-Stage Dynamic D-Type Flipflops as a Quantization Noise Propagator

K. Okuno, T. Konishi, S. Izumi, M. Yoshimoto, H. Kawaguchi
Kobe University, Japan

Session B3P-E : Biomedical Circuits & Systems II

Fractal Dimension and High Order Statistics of Spectral Energy Distribution as Features for Pathology Detection in Brain MR Images

S. Lahmiri, M. Boukadoum
Université du Québec à Montréal, Canada

A New Discriminator for a Low-Power Capacitor-Less FSK Demodulator for Biomedical Implants

M. Salahshoor^{2}, S. Mirbozorgi^{1}, A. Arian^{3}, S. Naseh^{1}
^{1}Ferdowsi University of Mashhad, Iran; ^{2}Islamic Azad University, Iran; ^{3}Khorasan Institute of Higher Education, Iran

Table des matières Table of content

Low Power and Low Voltage VT Extractor Circuit and MOSFET Radiation Dosimeter

O. Siebel, M. Schneider, C. Galup-Montoro
Universidade Federal de Santa Catarina, Brazil

A CMOS-Compatible, Neuro-Transistor Array with Monolithically-Integrated Circuit for Studying Cultured Neuronal Networks

H. Wu, S. Chang, H. Chen
National Tsing Hua University, Taiwan

Design of a Miniaturized UWB Antenna Optimized for Implantable Neural Recording Systems

H. Bahrami, B. Gosselin, L. Rusch
Université Laval, Canada

Session B3P-F : Wireless Circuits & Systems

Direction-of-Arrival Estimation in a Clustered Channel Model

V. Vakilian^{1}, J. Frigon^{1}, S. Roy^{2}
^{1}École Polytechnique de Montréal, Canada; ^{2}Université Laval, Canada

A Versatile Low-Power Ciphering and Integrity Protection Unit for LTE-Advanced Mobile Devices

S. Traboulsi, V. Frascolla, N. Pohl, J. Hausner, A. Bilgic
Ruhr Universität Bochum, Germany

A Compact Wide Scanning Directional Antenna for RFID Passive Tags

A. Sawadi, R. Rashidzadeh, S. Erfani, M. Ahmadi
University of Windsor, Canada

Session B4L-A : Smart CMOS Imaging Sensors

Backside-Illumination 14 μ m-Pixel QVGA Time-of-Flight CMOS Imager

M. Oh, H. Kong, H. Lee, K. Kim, K. Bae, S. Kim, S. Kim, M. Lim, J. Ahn, T. Kim, G. Hiroshige, S. Kim, D. Min, Y. Lee
Samsung Electronics, Korea, South

An 8-Segmented 256 \times 512 CMOS Image Sensor for Processing Element-Coupled Unified System in Machine Vision Application

T. Otaka, T. Yamasaki, T. Hamamoto
Tokyo University of Science, Japan

Table des matières Table of content

Fabrication of CMOS-Compatible Nanopillars for Smart Bio-Mimetic CMOS Image Sensors

F. Saffih^{1}, A. Elshurafa^{1}, M. Mohammad^{2}, N. Nelson-Fitzpatrick^{3}, S. Evoy^{2}
^{1}King Abdullah University of Science and Technology, Saudi Arabia; ^{2}University of Alberta, Canada; ^{3}University of Waterloo, Canada

Computational SAR ADC for a 3D CMOS Image Sensor

A. Verdant, A. Dupret, M. Tchagaspanian, A. Peizerat
CEA-LETI MINATEC, France

Design and Implementation of Hardware Based Watermarking Solutions for CMOS Image Sensors

S. Roy, O. Yadid-Pecht
University of Calgary, Canada

Premature Edge Breakdown Prevention Techniques in CMOS APD Fabrication

E. Kamrani, F. Lesage, M. Sawan
École Polytechnique de Montréal, Canada

Session B4L-B : Time Interleaved ADC: Methods for the Compensation of Mismatch Effects

A Review on Low-Complexity Structures and Algorithms for the Correction of Mismatch Errors in Time-Interleaved ADCs

C. Vogel^{1}, M. Hotz^{1}, S. Saleem^{3}, K. Hausmair^{2}, M. Soudan^{2}
^{1}FTW Telecommunications Research Center Vienna, Austria; ^{2}Graz University of Technology, Austria; ^{3}National University of Computer and Emerging Sciences, Pakistan

A Background Extraction Technique for Bandwidth Mismatch Error in a Two-Channel Time-Interleaved ADC

F. Ghanem^{3}, P. Desgreys^{2}, P. Loumeau^{2}, A. Biallais^{1}, P. Gandy^{1}
^{1}NXP Semiconductors, France; ^{2}Telecom-ParisTech, France; ^{3}Telecom-ParisTech/NXP Semiconductors, France

Efficient Signal Reconstruction Scheme for Time-Interleaved ADCs

A. Muralidharan Pillai, H. Johansson
Linköping university, Sweden

Calibration of Ultra Low-Power Time-Interleaved SAR ADCs

P. Harpe^{1}, K. Philips^{2}, H. de Groot^{2}
^{1}Eindhoven University of Technology, Netherlands; ^{2}Holst Centre and imec, Netherlands

Table des matières Table of content

Calibration Requires Calibration, a Case Study: Mixed-Signal BISC Time-Interleaved ADC

A. Mariano^{1}, F. Rivet^{2}

^{1}Universidade Federal do Paraná, Brazil; ^{2}Université de Bordeaux, IMS, France

Session C1L-A : Low Power Design Techniques I

System Modelling of an Integrated Hysteretic Controlled DC-DC Converter

S. Dietrich^{1}, H. Sandner^{2}, F. Vanselow^{2}, R. Wunderlich^{1}, S. Heinen^{1}

^{1}RWTH Aachen University, Germany; ^{2}Texas Instruments Deutschland GmbH, Germany

An FPGA Compatible Asynchronous Wake-Up Receiver for Wireless Sensor Networks

J. Pons, J. Brault, Y. Savaria

École Polytechnique de Montréal, Canada

Power Conversion and Integrated Circuit Architecture for High Voltage Piezoelectric Energy Harvesting

P. Gasnier^{1}, J. Willemin^{1}, J. Chaillout^{1}, C. Condemine^{1}, G. Despesse^{2}, S. Boisseau^{1}, G. Gouvernet^{3}, C. Barla^{4}

^{1}CEA-LETI, France; ^{2}CEA-LETI MINATEC, France; ^{3}Geonaute Research, France; ^{4}Oxylane Research, France

Ultra-Low-Voltage Power Management Unit for Thermal Energy Harvesting Applications

M. AbdElFattah^{1}, A. Mohieldin^{1}, A. Emira^{1}, A. Hussien^{1}, E. Sanchez-Sinencio^{2}

^{1}Cairo University, Egypt; ^{2}Texas A&M University, United States

Ultra Low Leakage Structures for Logic Circuits Using Symmetric and Asymmetric FinFETs

F. Moshgelani, D. Al-Khalili, C. Rozon

Royal Military College of Canada, Canada

Session C1L-B : RF Front-Ends

A Tunable and Reconfigurable Active Filter Based on Distributed Structure Concept

L. Kamoun^{2}, P. Dueme^{2}, J. Plaze^{2}, E. Kerherve^{3}, B. Godara^{1}

^{1}Institut Supérieur d'Electronique de Paris, France; ^{2}Thales Systèmes Aéroportés S.A., France; ^{3}Université de Bordeaux, IMS, France

An Ultra-Low-Voltage CMOS Mixer Using Switched-Transconductance, Current-Reuse and Dynamic-Threshold-Voltage Gain-Boosting Techniques

A. Masnadi Shirazi, S. Mirabbasi University of British Columbia, Canada

Table des matières Table of content

A 3.3 GHz Class-E Power Amplifier with 77% PAE Utilising GaN HEMT Technology

S. Werner, D. Kalim, R. Negra
RWTH Aachen University, Germany

A Comprehensive Study on the Power-Sensitivity Trade-Off in TRF Receivers

S. Moazzeni^{1}, G. Cowan^{1}, M. Sawan^{2}
{1}Concordia University, Canada; {2}École Polytechnique de Montréal, Canada

Parametric Analysis of Helical Resonators for Resonant Wireless Power Transmission Links

A. Robichaud, M. Boudreault, D. Deslandes
Université du Québec à Montréal, Canada

Session C2L-A : Emerging Techniques

A Battery Degradation Aware Optimal Power Distribution on Decentralized Energy Network

S. Kato, I. Taniguchi, M. Fukui, K. Sakakibara
Ritsumeikan University, Japan

A Hybrid Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems

X. Zhang, D. Shang, F. Xia, H. Low, A. Yakovlev
Newcastle University, United Kingdom

Bipolar ReRAM Based Non-Volatile Flip-Flops for Low-Power Architectures

S. Onkaraiah^{1}, M. Reyboz^{1}, F. Clermidy^{1}, J. Portal^{3}, M. Bocquet^{3}, C. Muller^{3}, S. Hrazia^{2}, C. Anghel^{2}, A. Amara^{2}
{1}CEA-LETI MINATEC, France; {2}ISEP, France; {3}Université d'Aix-Marseille / IM2NP, France

Ternary Content Addressable Memory Cells Designed Using Ambipolar Carbon Nanotube Transistors

K. Nepal
University of St Thomas, United States

Parallel Architecture for Analog-to-Information Converters via Multibit Delta-Sigma Modulation

W. Leon-Salas
University of Missouri-Kansas City, United States

Table des matières Table of content

Session C2L-B : Circuits for RF Applications & Wireless Systems

1.4 V and 300 Na UHF Passive RFID Voltage Regulator (&

P. Maris Ferreira, E. Bergeret, P. Pannier
Université d'Aix-Marseille / IM2NP, France

A Bandwidth Enhancement Technique for CMOS TIAs Driven by Large Photodiodes (' ' '

M. Taghavi, L. Belostotski, J. Haslett
University of Calgary, Canada

Modified TSPC Clock Dividers for Higher Frequency Division by 3 and Lower Power Operation (' +

J. Lam, C. Plett
Carleton University, Canada

Compensating the High Power Amplifier Nonlinearity for a DVB-S2 System ((%

E. Cabanillas^{1}, D. Lohy^{1}, C. Lahuec^{2}, M. Jezequel^{2}
^{1}NXP Semiconductors, France; ^{2}Télécom Bretagne, France

A 900MHz RF Energy Harvesting Module (()

T. Taris^{1}, V. Vignerat^{1}, L. Fadel^{2}
^{1}Université de Bordeaux, IMS, France; ^{2}Université de Toulouse, LAAS, France

Printed Sensors on Smart RFID Labels for Logistics ((-

D. Briand, F. Molina-Lopez, A. Vásquez Quintero, G. Mattana, N. de Rooij
École Polytechnique Fédérale de Lausanne, Switzerland

Session C3P-C : Microsystems, Sensors & Actuators

Wideband Mechanical Energy Harvester Based on Piezoelectric Longitudinal Mode (()'

B. Ahmed Seddik, G. Despesse, E. Defay
CEA-LETI MINATEC, France

Event-Driven Asynchronous Voltage Monitoring in Energy Harvesting Platforms (() +

J. Christmann^{1}, E. Beigné^{1}, C. Condemine^{1}, C. Piguet^{2}
^{1}CEA-LETI, France; ^{2}CSEM, Switzerland

ECG Signal De-Noiseing on Node Based a Dedicated FFT Circuit (* %

Y. Luo, F. Zhang, Z. Nie, W. Lei
Shenzhen Institutes of Advanced Technology, China

Table des matières Table of content

Session C3P-D : Microwave and RF Circuits & Systems

Development of a Versatile Low-Power 24 GHz Phased Array Front-End in 90 nm CMOS Technology^(*)

G. Tasselli, B. Wang, S. Ghamari, C. Robert, C. Botteron, P. Farine
École Polytechnique Fédérale de Lausanne, Switzerland

Two-Dimensional Memory Selective Polynomial Model for Digital Predistortion^{(*-}

M. Abi Hussein^{1}, V. Bohara^{1}, O. Venard^{2}
^{1}ESIEE Paris, France; ^{2}ESIEE Paris / LaMIPS, France

Dual-Band 1.7 GHz / 2.5 GHz Class-E Power Amplifier in 130 nm CMOS Technology⁽⁺⁾

D. Kalim, A. Fatemi, R. Negra
RWTH Aachen University, Germany

Influence of the Output Harmonic Networks of Classes F and F-1 Power Amplifiers in LINC Systems⁽⁺⁺⁾

R. Montesinos^{2}, C. Berland^{2}, M. Abi Hussein^{1}, O. Venard^{2}, P. Descamps^{3}
^{1}ESIEE Paris, France; ^{2}ESIEE Paris / LaMIPS, France; ^{3}IXP Semiconductors / Crismat - LaMIPS, France

Session C3P-E : Low Power Design Techniques II

Passive Voltage Level Shifters for Analog Signaling^{(, %}

X. Lai, F. Yuan
Ryerson University, Canada

Fine-Grained Power-Gating Scheme of a Nonvolatile Logic-in-Memory Circuit for Low-Power Motion-Vector Extraction^(,)

M. Sihotang, S. Matsunaga, T. Hanyu
Tohoku University, Japan

Energy Efficient Modulation for a Wireless Network-on-Chip Architecture^{(, -}

D. Ditomaso, S. Laha, S. Kaya, D. Matolak, A. Kodi
Ohio University, United States

Highly Stable, Dual-Port, Sub-Threshold 7T SRAM Cell for Ultra-Low Power Application^{(-'}

A. Sil, S. Bakkamanthala, S. Karlapudi, M. Bayoumi
University of Louisiana at Lafayette, United States

Table des matières Table of content

Session C3P-F : Sensors

PlmMS: a Self-Triggered, 25ns Resolution Monolithic CMOS Sensor for Time-of-Flight and Imaging Mass Spectrometry

I. Sedgwick^{1}, A. Clark^{1}, J. Crooks^{1}, R. Turchetta^{1}, L. Hill^{2}, J. John^{2}, A. Nomerotski^{2}, R. Pisarczyk^{2}, M. Brouard^{2}, S. Gardiner^{2}, E. Halford^{2}, J. Lee^{2}, L. Lipciuc^{2}, C. Slater^{2}, C. Vallance^{2}, E. Wilman^{2}, B. Winter^{2}, W. Yuen^{2}
^{1}Science and Technology Facilities Council, United Kingdom; ^{2}University of Oxford, United Kingdom

Instrumentation Circuitry for an Inductive Wear Debris Sensor

J. Davis, J. Carletta, R. Veillette, L. Du, J. Zhe
University of Akron, United States

Enhanced Sensitivity Magnetoresistor with a Venturi-Tube Shape

G. Santillan-Quiñonez^{1}, C. Galup-Montoro^{2}
^{1}Federal University of Santa Catarina, Brazil; ^{2}Universidade Federal de Santa Catarina, Brazil

Study of Rough Surface to Decrease Reverberation Noise in Ultrasonic Imaging

J. Zhang^{1}, G. Han^{1}, S. Chen^{1}, Y. Qian^{1}, W. Xu^{2}, J. Carlier^{2}, B. Nongaillard^{2}
^{1}National University of Defense Technology, China; ^{2}Université de Valenciennes, France

Analysis and Optimization of Noise Response for Low-Noise CMOS Image Sensors

P. Martin-Gonthier, R. Molina, P. Cervantes, P. Magnan
ISAE, France

Session C4L-A : Biomedical Circuits & Systems I

CMOS 3D Hall Probe for Magnetic Field Measurement in MRI Scanner

J. Schell, J. Kammerer, L. Hebrard, E. Breton, D. Gounot, L. Cu villon, M. de Mathelin
Université de Strasbourg, France

Remote Powering Realization for Smart Orthopedic Implants

O. Atasoy, C. Dehollain
École Polytechnique Fédérale de Lausanne, Switzerland

A 160 nW 25 kS/s 9-Bit SAR ADC for Neural Signal Recording Applications

A. Do^{2}, C. Lam^{2}, Y. Tan^{2}, L. Yeo^{1}, J. Cheong^{1}, X. Zou^{1}, L. Yao^{1}, K. Cheng^{1}, M. Je^{1}
^{1}Institute of Microelectronics, Singapore; ^{2}Nanyang Technological University, Singapore

Table des matières Table of content

Broadband Microwave Biosensing Based on Interdigitated Capacitor for Lab-on-Chip Applications

D. Dubuc^{2}, K. Grenier^{2}, M. Poupot^{1}, J. Fournié^{1}
{1}INSERM, France; {2}Université de Toulouse, LAAS, France

A Spectro Reflectance Camera for in Vivo Human Blood Evaluation

S. Benhammadi^{1}, Y. Audet^{1}, V. Diaconu^{2}
{1}École Polytechnique de Montréal, Canada; {2}Université de Montréal, Canada

Session C4L-B : Ultra Wideband Circuits & Systems

A Low-Power Digitally Programmable Impulse Radio Ultra Wideband Transmitter with Pulse Shape Control

A. Vuong, A. Desmarais, A. Bounif, D. Deslandes, F. Nabki
Université du Québec à Montréal, Canada

An UWB Transmitter with Power Cycling and Support for Multiple Modulation Schemes

R. Hamdi, A. Belarbi, M. Larbi, D. Deslandes, F. Nabki
Université du Québec à Montréal, Canada

Wireless Transceivers for Gigabit-Per-Second Communications

J. Gorisse^{1}, D. Morche^{1}, J. Jantunen^{2}
{1}CEA-LETI, France; {2}Nokia, Finland

Highly Reconfigurable Single-Ended Low Noise Amplifier for Software Defined Radio Applications

R. Beare, C. Plett, J. Rogers
Carleton University, Canada