2012 22nd International Conference on Field Programmable Logic and Applications

(FPL 2012)

Oslo, Norway
29 – 31 August 2012

IEEE

IEEE Catalog Number: CFP12623-PRT
ISBN: 978-1-4673-2257-7

FPL2012 22nd International Conference on Field Programmable Logic and Applications

UiO : Department of informatics

Technical Program

Keynote 1: **Michael J. Flynn** ***Dataflow Supercomputing*** (page 1)

Keynote 2: **Steve Trimberger** ***Beyond Moore. Beyond Programmable Logic.***

Keynote 3: **Deshanand Singh** ***Compiling OpenCL to FPGAs*** (page 5)

Keynote 4: **Steve Teig** ***Going beyond the FPGA with Spacetime***

Plenary: **Espen Tallaksen** ***FPGA development in Norwegian Industry***

page

14 **Side-Channel Security**

Session chair: Lionel Torres

14 **Detecting Power Attacks on Reconfigurable Hardware**
Adrien Le Masle and Wayne Luk

20 **Efficient and Side-Channel-Secure Block Cipher Implementation with Custom Instructions on FPGA**
Suvarna Mane, Mostafa Taha and Patrick Schaumont

26 **Software-Defined Radio**

Session chair: Lesley Shannon

26 **CRUSH: Cognitive Radio Universal Software Hardware**
George Eichinger, Miriam Leeser and Kaushik Chowdhury

33 **Data Coding Functions for Software Defined Radios Implemented on R3TOS**
Raúl Torrego, Iñaki Val, Eñaut Muxika, Xabier Iturbe and Khaled Benkrid

41 **Rapid Prototyping**

Session chair: Ron Sass

41 **EmPower: FPGA Based Rapid Prototyping of Dynamic Power Management Algorithms for Multi-Processor Systems on Chip**
Chirag Ravishankar, Sundaram Ananthanarayan, Siddharth Garg and Andrew Kennings

49 **Limitations of Incremental Signal-Tracing for FPGA Debug**
Eddie Hung and Steven J. E. Wilton

57 Secure Reconfiguration
Session chair: Nele Mentens

57 **SecURe DPR: Secure Update Preventing Replay Attacks for Dynamic Partial Reconfiguration**
Florian Devic, Lionel Torres, Jérémie Crenne, Benoît Badrignans and Pascal Benoît

63 **FPGAs for Trusted Cloud Computing**
Ken Eguro and Ramarathnam Venkatesan

71 Software-Defined Radio
Session chair: Christian Hochberger

71 **Using DSP Block Pre-Adders in Pipeline SDF FFT Implementations in Contemporary FPGAs**
Carl Ingemarsson, Petter Källström and Oscar Gustaffson

75 **Efficient DVB-T2 Decoding Accelerator Design by Time-Multiplexing FPGA Resources**
Michael Feilen, Matthias Ihmig, Christian Schwarzbauer and Walter Stechele

83 FPGA Routing
Session chair: Steve Wilton

83 **On the Difficulty of Pin-to-Wire Routing in FPGAs**
Niyati Shah and Jonathan Rose

91 **Routing Algorithms for FPGAs with Sparse Intra-Cluster Routing Crossbars**
Yehdhih Ould Mohammed Moctar, Guy G. F. Lemieux and Philip Brisk

99 Bio-inspired Applications
Session chair: Kyrre Glette

99 **Parallel FPGA-Based All Pairs Shortest Paths for Sparse Networks: A Human Brain Connectome Case Study**
Brahim Betkaoui, Yu Wang, David B. Thomas and Wayne Luk

105 **Bio-Inspired Walking: a FPGA Multicore System for a Legged Robot**
Michael Henrey, Sean Edmond, Lesley Shannon and Carlo Menon

112 **A Scalable FPGA-Based Design for Field Programmable Large-Scale Ion Channel Simulations**
Graeme Coapes, Terrence Mak, Jun Wen Luo, Alex Yakovlev and Chi-Sang Poon

120 Fluid Flow Simulation
Session chair: Yoshiki Yamaguchi

120 **Scalability Analysis of Tightly-Coupled FPGA-Cluster for Lattice Boltzmann Computation**
Yoshiaki Kono, Kentaro Sano and Satoru Yamamoto

128 **FPGA Based Acceleration of Computational Fluid Flow Simulation on Unstructured Mesh Geometry**
Zoltán Nagy, Csaba Nemes, Antal Hiba, András Kiss, Árpád Csík and Péter Szolgay

136 **Reconfigurable Out-of-Order Mechanism Generator for Unstructured Grid Computation in Computational Fluid Dynamics**
Takayuki Akamine, Kenta Inakagata, Yasunori Osana, Naoyuki Fujita and Hideharu Amano

143 Floorplanning and Placement
Session chair: Marco Platzner

143 **Analytical Placement for Heterogeneous FPGAs**
Marcel Gort and Jason H. Anderson

151 **Profiling FPGA Floor-Planning Effects on Timing Closure**
Jaren Lamprecht and Brad Hutchings

157 **Multi-Kernel Floorplanning for Enhanced CGRAS**
Aaron Wood, Adam Knight, Benjamin Ylvisaker and Scott Hauck

165 Applications Using PR
Session chair: Dirk Stroobandt

165 **Optimising Explicit Finite Difference Option Pricing for Dynamic Constant Reconfiguration**
Qiwei Jin, Tobias Becker, Wayne Luk and David Thomas

173 **Exploiting Run-Time Reconfiguration in Stencil Computation**
Xinyu Niu, Qiwei Jin, Wayne Luk, Qiang Liu and Oliver Pell

181 High-Level Design
Session chair: Joao Cardoso

181 **A Two Step Hardware Design Method Using Cλash**
Rinse Wester, Christiaan Baaij and Jan Kuper

189 **Convey Vector Personalities – FPGA Acceleration with an OpenMP-Like Programming Effort?**
Björn Meyer, Jörn Schumacher, Christian Plessl and Jens Förstner

CAD Tools
Session chair: Jonathan Rose

197 **Improving Memory Support in the VTR Flow**
Andrew Somerville and Kenneth B. Kent

203 **Verification of Streaming Designs by Combining Symbolic Simulation and Equivalence Checking**
Tim Todman and Wayne Luk

209 Application Acceleration 1
Session chair: Stefan Wildermann

209 **Hardware Implementation of MRF MAP Inference on an FPGA Platform**
Jungwook Choi and Rob A. Rutenbar

217 **CAAD BLASTP 2.0: NCBI BLASTP Accelerated with Pipelined Filters**
Atabak Mahram and Martin C. Herbordt

224 Multi Cores on FPGAs
Session chair: Christian Plessl

224 **PolyBlaze: From One to Many. Bringing the Microblaze Into the Multicore Era with Linux SMP Support**
Eric Matthews, Lesley Shannon and Alexandra Fedorova

231 **Automating the Design of MLUT MPSoPC FPGAs in the Cloud**
David Andrews, Miaoqing Huang, Azad Fakhari, Eugene Cartwright, Sen Ma, Christina Smith and Jason Agron

Industry Session 1
Session chair: Heiko Kalte

237 Application Acceleration 2
Session chair: Dionisios Pnevmatikatos

237 **A Scalable Complex Event Processing Framework for Combination of SQL-Based Continuous Queries and C/C++ Functions**
Takashi Takenaka, Masamichi Takagi and Hiroaki Inoue

243 **Hardware Implementation of Motion Blur Removal**
Thusitha N. Chandrapala, Amila P. Cabral, Thilina S. Ambagahawaththa, Sapumal Ahangama and Jayathu G. Samarawickrama

249 Floating Point Arithmetic
Session chair: Miriam Leeser

249 **Correctly Rounded Floating-Point Division for DSP-Enabled FPGAs**
Bogdan Pasca

255 **Reduced Complexity Single and Multiple Constant Multiplication in Floating Point Precision**
Martin Kumm, Katharina Liebisch and Peter Zipf

Industry Session 2
Session chair: Ken Eguro

262 Communications and Networking
Session chair: Kyle Rupnow

262 **FPGA-Based Design and Implementation of a Multi-Gbps LDPC Decoder**
Alexios Balatsoukas-Stimming and Apostolos Dollas

270 **Optimizing Packet Lookup in Time and Space on FPGA**
Thilan Ganegedara, Viktor Prasanna and Gordon Brebner

277 **Architecture and FPGA Implementation of a 10.7 Gbit/s OTN Regenerator for Optical Communication Systems**

Rodrigo Bernardo, Luis R. Monte, Eduardo Mobilon, Arley H. Salvador, Carolina G. Neves, Cleber A. Nakandakare, Ronaldo F. da Silva, Daniele R. da Silva, Luis P. F. de Barros and Valentino Corso

284 **Reliability and Fault-Tolerance**

Session chair: Peter Cheung

284 **High-Level Aging Estimation for FPGA-Mapped Designs**

Abdulazim Amouri and Mehdi Tahoori

292 **Tolerating Multiple Faults with Proximate Manifestations in FPGA-Based Critical Designs for Harsh Environments**

Jaime Espinosa, David de Andrés, Juan Carlos Ruiz and Pedro Gil

300 **Overhead and Reliability Analysis of Algorithm-Based Fault Tolerance in FPGA Systems**

Adam Jacobs, Grzegorz Cieslewski and Alan D. George

307 **CAD for Partial Reconfiguration**

Session chair: Suhaib Fahmy

307 **Automatically Exploiting Regularity in Applications to Reduce Reconfiguration Memory Requirements**

Fatma Abouelella, Karel Bruneel and Dirk Stroobandt

315 **Mapping Logic to Reconfigurable FPGA Routing**

Karel Heyse, Karel Bruneel and Dirk Stroobandt

322 **Maximizing the Reuse of Routing Resources in a Reconfiguration-Aware Connection Router**

Elias Vansteenkiste, Karel Bruneel and Dirk Stroobandt

330 **Feature extraction and Classification**

Session chair: David Andrews

330 **Random Decision Tree Body Part Recognition Using FPGAs**

Jason Oberg, Ken Eguro, Ray Bittner and Alessandro Forin

338 **Acceleration of Distance-to-Default with Hardware-Software Co-Design**

Izaan Allugundu, Pranay Puranik, Yat Piu Lo and Akash Kumar

345 **An Efficient Hardware Architecture of the Optimised SIFT Descriptor Generation**

Wenjuan Deng, Yiqun Zhu, Hao Feng and Zhiguo Jiang

353 **Reconfigurable Architectures**

Session chair: Brad Hutchings Brigham Young University

353 **Adding Dataflow-Driven Execution Control to a Coarse-Grained Reconfigurable Array**

Robin Panda, Carl Ebeling and Scott Hauck

361 **A 16-Configuration-Context Robust Optically Reconfigurable Gate Array with a Reconfiguration Speed Adjustment Function**

Takashi Yoza and Minoru Watanabe

367 **Non-Volatile 3D Stacking RRAM-Based FPGA**
Yi-Chung Chen, Wenhua Wang, Hai Li and Wei Zhang

373 Physical Parameters Sensing
Session chair: Katherine Compton

373 **Intra-Chip Physical Parameter Sensor for FPGAs Using Flip-Flop Metastability**
Ghaith Tarawneh, Terrence Mak and Alex Yakovlev

380 **A Novel Microprocessor-Intrinsic Physical Unclonable Function**
Abhranil Maiti and Patrick Schaumont

388 **FPGA Based Key Generation Technique for Anti-Counterfeiting Methods Using Physically Unclonable Functions and Artificial Intelligence**
Swetha Pappala, Mohammed Niamat and Weiqing Sun

N/A On-FPGA Communication
Session chair: Paul Chow

N/A **DESA: Distributed Elastic Switch Architecture for Efficient Networks-on-FPGAs**
Antoni Roca, Jose Flich and Giorgos Dimitrakopoulos

N/A **An Area-Efficient Partially Reconfigurable Crossbar Switch with Low Reconfiguration Delay**
Chin Hau Hoo and Akash Kumar

N/A Computer Vision 1
Session chair: Kentaro Sano

N/A **An Acceleration of a Graph Cut Segmentation With FPGA**
Daichi Kobori and Tsutomu Maruyama

414 **An FPGA Acceleration of a Level Set Segmentation Method**
Haruhisa Tsuyama and Tsutomu Maruyama

421 IP cores and IP integration
Session chair: Andreas Koch

421 **A High Performance, Open Source SATA2 Core**
Ashwin A. Mendon, Bin Huang and Ron Sass

429 **IP-XACT Extensions for IP Interoperability Guarantees and Software Model Generation**
Thomas P. Perry, Richard L. Walke, Rob Payne, Stefan Petko and Khaled Benkrid

437 Application Acceleration 3
Session chair: Koen Bertels

437 **K-Means Implementation on FPGA for High-Dimensional Data Using Triangle Inequality**
Zhongduo Lin, Charles Lo and Paul Chow

443 **Enhancing Performance of Tall-Skinny QR factorization Using FPGAs**
Abid Raque, Nachiket Kapre and George A. Constantinides

451 Computer Vision

Session chair: Apostolos Dollas

451 **Real-Time Corner and Polygon Detection System on FPGA**
Chunmeng Bi and Tsutomu Maruyama

458 **Deep-Pipelined FPGA Implementation of Ellipse Estimation for Eye Tracking**
Keisuke Dohi, Yuma Hatanaka, Kazuhiro Negi, Yuichiro Shibata and Kiyoshi Oguri

464 Cryptography

Session chair: Jason Anderson

464 **A Benign Hardware Trojan on FPGA-Based Embedded Systems**
Jason X. Zheng, Ethan Chen and Miodrag Potkonjak

747 **Breaking the GSM A5/1 Cryptography Algorithm with Rainbow Tables and High-End FPGAs**
Maria Kalenderi, Dionisios Pnevmatikatos, Ioannis Papaefstathiou and Charalampos Manifavas

471 PHD Forum (Wednesday)

471 **A Resiliency-Aware Scheduling Approach for FPGA Configuration: Preliminary Results**
Jeremy Abramson and Pedro C. Diniz

473 **Power/Performance Optimization in FPGA-Based Asymmetric Multi-Core Systems**
Bruno De Abreu Silva and Vanderlei Bonato

475 **Thermal-Aware Partitioning for 3D FPGAs**
Krishna Chaitanya Nunna, Farhad Mehdipour and Kazuaki Murakami

477 **Reconfigurable Multi-Processor Architecture For Streaming Applications**
Leyla S. Ghazanfari, Roberto Airoldi, Jari Nurmi and Tapani Ahonen

479 **NoC-AXI Interface for FPGA-based MPSoc Platforms**
Marco Ramirez, Masoud Daneshtalab, Juha Plosila and Pasi Liljeberg

481 **Modeling of Dynamic Reconfigurable Systems with Haskell**
Bahram N.Uchevler and Kjetil Svarstad

483 **Stimulation Board for Automated Verification of Touchscreen-based Devices**
Ivan Kastelan, Vladimir Marinkovic, Radomir Dzakula, Nikola Vranic and Vukota Pekovic

485 **High Level Structural Description of Streaming Applications**
Anja Niedermeier, Jan Kuper and Gerard J.M. Smit

487 **Ambient Hardware and the Case for Transcoding Media Streams**
Milica Orlandi and Kjetil Svarstad

489 **Combining Data and Computation Transformations for Fine-Grain Reconfigurable Architectures**
Cristiano B. Oliveira and Eduardo Marques

491 **Implementation ans Outcomes of FPGA-based System Design in Mongolian Education**
D. Erdenechimeg, Ts. Sugir Computer Engineering Department CSMS - MUST, Mongolia
F. Philipp and M. Glesner Microelectronic Systems Research Group, TU Darmstadt, Germany

495 Poster Session 1

495 **CaaS: Core as a Service Realizing Hardware Sercices on Reconfigurable MPSoCs**
Chao Wang, Xi Li, Junneng Zhang, Peng Chen and XuehaiZhou

499 **Hardware Acceleration and Data-Utility Improvement for Low-Latency Privacy Preserving Mechanism**
Junichi Sawada and Hiroaki Nishi

503 **Dataflow Graph Partitioning for High Level Synthesis**
Sharad Sinha and Thambipillai Srikanthan

507 **A Fast and High Quality Stereo Matching Algorithm on FPGA**
Minxi Jin and Tsutomu Maruyama

511 **An FPGA Aligner for Short Read Mapping**
Yupeng Chen, Bertil Schmidt and Douglas L. Maksell

515 **Raising the Abstraction Level of HDL for Control-Dominant Applications**
Marc-Andre Daigneault and Jean Pierre David

519 **A Two-Stage Variation-Aware Placement Method for FPGAs Exploiting Variation Maps Classification**
Zhenyu Guan, Justin S. J. Wong, Sumanta Chaudhuri, George Constantinides and Peter Y. K. Cheung

523 **Speedy Bus Mastering PCI Express**
Ray Bittner

527 **Adaptive Sequential Monte Carlo Approach for Real-Time Applications**
Thomas C.P. Chau, Wayne Luk, Peter Y.K. Cheung, Alison Eele and Jan Maciejowski

531 **From OpenCL to High-Performance Hardware on FPGAs**
Tomasz S. Czajkowski, Utku Aydonat, Dmitry Denisenko, John Freeman, Michael Kinsner, David Neto, Jason Wong, Peter Yiannacouras and Deshanand

P. Singh

535 **A Framework for Open Tiled Manycore System-on-Chip**
Stefan Wallentowitz, Andreas Lankes, Aurang Zaib, Thomas Wild and Andreas Herkersdorf

539 **Fault Detection and Avoidance of FPGA in Various Granularities**
Kazuki Inoue, Yuki Nishitani, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga and Toshinori Sueyoshi

543 **CMA-Cube: a Scalable Reconfigurable Accelerator with 3-D Wireless Inductive Coupling Interconnect**
Yusuke Koizumi, Eiichi Sasaki, Hideharu Amano, Hiroki Matsutani, Yasuhiro Take, Tadahiro Kuroda, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, and Hiroshi Nakamura

547 **Implementation Techniques for Evolvable HW Systems: Virtual vs. Dynamic Reconfiguration**
Ruben Salvador, Andres Otero, Javier Mora, Eduardo de la Torre, Teresa Riesgo and Lukáš Sekanina

551 **Development of an FPGA-based Real-Time P300 Speller**
Kanav Khurana, Pooja Gupta, Rajesh C. Panicker and Akash Kumar

555 **Influence of Operating Conditions on Ring Oscillator-Based Entropy Sources in FPGAs**
Christian Hochberger, Changgong Li, Michael Raitza and Markus Vogt

559 **Exploration of Ring Oscillator Design Space for Temperature Measurements on FPGAs**
Christoph Ruething, Andreas Agne, Markus Happe and Christian Plessl

563 **Extending BORPH for Shared Memory Reconfigurable Computers**
Xun Changqing, Wen Mei, Wu Nan, Zhang Chunyuan and Hayden Kwok-Hay So

567 **Automatic Generation of Application-Specific Accelerators for FPGAs from Python Loop Nests**
David Shefeld, Michael Anderson and Kurt Keutzer

571 **PPMC : Hardware Scheduling and Memory Management Support for Multi Accelerators**
Tassadaq Hussain, Miquel Pericàs, Nacho Navarro and Eduard Ayguadé

575 **Performance Analysis of Fully-Adaptable CRC Accelerators on an FPGA**
Amila Akagic and Hideharu Amano

579 Poster Session 2

579 **Dynamic Multiobjective Optimization Management of the Energy-Performance-Accuracy Space for Separable 2-D Complex Filters**
Daniel Llamocca, Cesar Carranza and Marios Pattichis

583 **HCM: An Abstraction Layer for Seamless Programming of DPR FPGA**
Yan Xu, Olivier Muller, Pierre-Henri Horrein and Frédéric Pétrot

587 **Early Performance Estimation of Image Compression Methods on Soft Processors**
Adam Powell, Christos-S. Bouganis and Peter Y.K. Cheung

591 **Area Estimation of Look-Up Table Based Fixed-Point Computations on the Example of a Real-Time High Dynamic Range Imaging System**
Michael Kunz, Martin Kumm, Martin Heide and Peter Zipf

595 **Sliding Block Viterbi Decoders in FPGA**
Mário Véstias, Horácio Neto and Helena Sarmento

599 **Dynamic Query Switching for Complex Event Processing on FPGAs**
Masamichi Takagi, Takashi Takenaka and Hiroaki Inoue

603 **Dual-Core Motion Estimation Processor**
Joaquín Olivares and José M. Palomares

607 **On the Automatic Integration of Hardware Accelerators into FPGA-Based Embedded Systems**
Christian Pilato, Andrea Cazzaniga, Gianluca Durelli, Andres Otero, Donatella Sciuto and Marco D. Santambrogio

611 **Design of a Novel Quantum-Dot Cellular Automata Field Programmable Gate Array**
Hemant Balijepalli and Mohammed Niamat

615 **A Predictive Delay Fault Avoidance Scheme for Coarse-Grained Reconfigurable Architecture**
Toshihiro Kameda, Hiroaki Konoura, Dawood Alnajjar, Yukio Mitsuyama, Masanori Hashimoto and Takao Onoye

619 **DWARV 2.0: A CoSy-based C-to-VHDL Hardware Compiler**
Razvan Nane, Vlad-Mihai Sima, Bryan Olivier, Roel Meeuws, Yana Yankova and Koen Bertels

623 **Low Area Memory-Free FPGA Implementation of the AES Algorithm**
Junfeng Chu and Mohammed Benaissa

627 **An Adaptive FPGA Implementation of Multi-Core K-Nearest Neighbour Ensemble Classifier Using Dynamic Partial Reconfiguration**
Hanaa Hussain, Khaled Benkrid, Chuan Hong and Huseyin Seker

631 **Fast Digital Rendering for Special Effects**
Sam Collinson and John Morris

635 **Design and Utilization of an FPGA Cluster to Implement a Digital Wireless Channel Emulator**
Scott Buscemi and Ron Sass

639 **Wire-Speed Verification Schemes for HW/SW Design of 10-Gbit/s-Class Large-Scale NW SoC Using Multiple FPGAs**
Kazuhiko Terada, Hiroyuki Uzawa, Namiko Ikeda, Satoshi Shigematsu, Nobuyuki Tanaka and Masami Urano

643 **A New Self-Adapting Architecture for Feature Detection**
Paulo Da Cunha Possa, Sidi Ahmed Mahmoudi, Naim Harb and Carlos Valderrama

647 **Custom Instructions with Local Memory Elements Without Expensive DMA Transfers**
Alok Prakash, Christopher T. Clarke and Thambipillai Srikanthan

651 **Dual MicroBlaze Rekeying Processor for Group Key Management**
José M. Granado-Criado, Miguel A. Vega-Rodriguez, Juan M. Sanchez-Perez and Juan A. Gomez-Pulido

655 **Lightweight Reconfiguration Security Services for AXI-Based MPSoCs**
Pascal Cotret, Guy Gogniat, Jean-Philippe Diguet and Jérémie Crenne

659 **Examination of the Concept of a Row-Column Separated Median Filter**
D. Wang, C. T. Clarke and A. N. Evans

663 Poster Session 3

663 **On Reconfigurable Fabrics and Generic Side-Channel Countermeasures**
Rob Beat, Philipp Grabher, Dan Page, Stafan Tillich and Marcin Wójcik

667 **Hardware Implementation of Stereo Correspondence Algorithm for the ExoMars Mission**
G. Lentaris, D. Diamantopoulos, K. Siozios, D. Soudris and M. Avilés Rodriglvarez

671 **Design Space Exploration for Automatically Generated Cryptographic Hardware Using Functional Languages**
Davy Wolfs , Kris Aerts and Nele Mentens

675 **Fast and Accurate Single Bit Error Injection into SRAM Based FPGAs**
U. Kretzschmar, A. Astarloa, J. Jiménez, M. Garay and J. Del Ser

679 **(GECO)²: A Graphical Tool for the Generation of Configuration Bitstreams for a Smart Sensor Interface Based on a Coarse-Grained Dynamically Reconfigurable Architecture**
François Philipp and Manfred Glesner

683 **Design and Implementation of Fault-Tolerant Soft Processors on FPGAs**
Chuan Hong, Khaled Benkrid, Xabier Iturbe and Ali Ebrahim

687 **Towards GCC-Based Automatic Soft-Core Customization**
Gerald Hempel, Christian Hochberger and Michael Raitza

691 **An Energy-Efficient Hardware Accelerator for Robust Header Compression in LTE-Advanced Terminals**
Shadi Traboulsi, Wenlong Zhang, Daivd Szczesny, Anas Showk and Attila Bilgic

695 **Exploring the Latency-Resource Trade-off for the Discrete Fourier Transform on the FPGA**
Gordon Inggs, David Thomas and Simon Winberg

699 **iTester: A FPGA Based High Performance Traffic Replay Tool**

Fuxing Zhang, Yingke Xie, Junjie Liu, Layong Luo, Qingsong Ning and Xiaolong Wu

703 **Modeling and Synthesis of a Dynamic and Partial Reconfiguration Controller**

S. Guillet, F. de Lamotte, N. Le Griguer, É Rutten, J.-P. Diguet, G. Gogniat

707 **An Open-Source Design and Validation Platform for Reconfigurable Systems**

Alessandra Bonetto, Andrea Cazzaniga, Gianluca Durelli, Christian Pilato, Donatella Sciuto and Marco D. Santambrogio

711 **Floating Point HOG Implementation for Real-Time Multiple Object Detection**

Mateusz Komorkiewicz, Maciej Kluczewski and Marek Gorgon

715 **Runtime Reconfigurable DSP Unit Using One's Complement and Minimum Signed Digit**

Travis Manderson and Laurence Turner

719 **A High Performance and Low Energy Intra Prediction Hardware for High Efficiency Video Coding**

Ercan Kalali, Yusuf Adibelli and Ilker Hamzaoglu

723 **High-Level Linear Projection Circuit Design Optimization Framework for FPGAs Under Over-Clocking**

Rui Policarpo Duarte and Christos-Savvas Bouganis

727 **Evaluating the Efficiency of DSP Block Synthesis Inference from Flow Graphs**

Bajaj Ronak and Suhaib A. Fahmy

731 **System#: High-Level Synthesis of Physical Simulations for FPGA-Based Real-Time Execution**

Christian Köllner, Nico Adler and Klaus Müller-Glaser

735 **BIL: A Tool-Chain for Bitstream Reverse-Engineering**

Florian Benz, André Seffrin and Sorin A. Huss

739 **A Region Merging Approach for Image Segmentation on FPGA**

Dang Ba Khac Trieu and Tsutomu Maruyama

743 **On Measurement of Impact of the Metallization and FPGA Design to the Changes of Slice Parameters and Generation of Delay Faults**

Petr Pfeifer and Zdenek Pliva