

2012 International Symposium on System on Chip

(SoC 2012)

**Tampere, Finland
10 – 12 October 2012**



**IEEE Catalog Number: CFP12554-PRT
ISBN: 978-1-4673-2895-1**

Table of Contents

<u>Application-Aware Spinlock Control using a Hardware Scheduler in MPSoC Platforms</u>	1
<i>Diandian Zhang¹, Li Lu¹, Jeronimo Castrillon¹, Torsten Kempf¹, Gerd Ascheid¹, Rainer Leupers¹, Bart Vanthournout²</i>	
¹ Institute for Communication Technologies and Embedded Systems (ICE), RWTH Aachen University, Germany, ² Synopsys Inc., Leuven, Belgium	
<u>A Multi-banked Shared-L1 Cache Architecture for Tightly Coupled Processor Clusters</u>	7
<i>Mohammad Reza Kakoei¹, Vladimir Petrovic², Luca Benini¹</i>	
¹ DEIS, University of Bologna, ² Elsys Eastern Europe	
<u>An Automated Framework for the Simulation of Mapping Solutions on Heterogeneous MPSoCs</u>	12
<i>Antonio Miele¹, Christian Pilato¹, Donatella Sciuto¹</i>	
¹ Politecnico di Milano	
<u>Instrumentation-Driven Model Detection for Dataflow Graphs</u>	18
<i>Ilya Chukhman¹, William Plishker¹, Shuvra S. Bhattacharyya¹</i>	
¹ University of Maryland, College Park	
<u>Thermal/Performance Trade-off in Network-on-Chip Architectures</u>	26
<i>Davide Zoni¹, Simone Corbetta¹, William Fornaciari¹</i>	
¹ Politecnico di Milano	
<u>A Double Data Rate 8T-Cell SRAM Architecture for Systems-on-Chip</u>	34
<i>Saleh M. Abdel-Hafeez¹, Mohammad Shatnawi¹, Ann Gordon-Ross²</i>	
¹ Jordan University of Science and Technology, ² University of Florida	
<u>Scalability Analysis of Release and Sequential Consistency Models in NoC based Multicore Systems</u>	38
<i>Abdul Naeem¹, Axel Jantsch¹, Zhonghai Lu¹</i>	
¹ Royal Institute of Technology (KTH), Sweden	
<u>Resource-shared Custom Instruction Generation under Performance/Area Constraints</u>	45
<i>Di Wu¹, Junwhan Ahn², Imyong Lee², Kiyoungh Choi²</i>	
¹ SAP Labs Korea, Seoul, Korea, ² Seoul National University, Seoul, Korea	
<u>Comparative Analysis of Dynamic Task Mapping Heuristics in Heterogeneous NoC-based MPSoCs</u>	51
<i>Leandro Möller¹, Leandro Soares Indrusiak², Luciano Ost³, Fernando Moraes⁴, Manfred Glesner¹</i>	
¹ TU Darmstadt, ² University of York, ³ LIRMM, ⁴ PUCRS	
<u>A Hybrid Chip Interconnection Architecture with a Global Wireless Network Overlaid on Top of a Wired Network-on-Chip</u>	55
<i>Ling Wang¹, Zhen Wang¹, Yingtao Jiang²</i>	
¹ Harbin Institute of Technology, ² University of Nevada, Las Vegas	
<u>Statistical Timing Characterization</u>	59
<i>Nadine Azemard¹, Zeqin Wu¹, Philippe Maurine¹, Gilles Ducharme²</i>	
¹ LIRMM, University of Montpellier II, Montpellier, France, ² Dept. Math, University of Montpellier II, Montpellier, France	
<u>Hierarchical Control Flow Matching for Source-level Simulation of Embedded Software</u>	63
<i>Kun Lu¹, Daniel Müller-Gritschneider¹, Ulf Schlichtmann¹</i>	
¹ Technical University of Munich	
<u>PowerMemo: A Power Profiling Tool for Mobile Devices in an Emulated Wireless Environment</u>	68
<i>Shiao-Li Tsao¹, Chih-Chen Kao¹, Ilter Suat¹, Yuchen Kuo¹, Yi-Hsin Chang¹, Cheng-Kun Yu¹</i>	
¹ National Chiao Tung University	
<u>Architecture Efficiency of Application-Specific Processor: a 170Mbit/s 0.644mm² Multi-standard Turbo Decoder</u>	73
<i>Rachid Al-Khayat¹, Amer Baghdadi¹, Michel Jézéquel¹</i>	
¹ Institut Mines-Telecom, Telecom Bretagne, CNRS Lab-STICC	

- Improving Logic-to-Memory Ratio in an Embedded Multi-Processor System via Code Compression** 80
 Roberto Airoldi¹, Piia Saastamoinen¹, Jari Nurmi¹
¹Tampere University of Technology
- Effects of Scaling a Coarse-Grain Reconfigurable Array on Power and Energy Consumption** 84
 Waqar Hussain¹, Tapani Ahonen¹, Jari Nurmi¹
¹Department of Computer Systems, Tampere University of Technology
- CRAVE: An Advanced Constrained RANdom Verification Environment for SystemC** 89
 Finn Haedicke¹, Hoang M. Le¹, Daniel Große¹, Rolf Drechsler^{1,2}
¹University of Bremen, ²DFKI
- Asynchronous Parallel MPSoC Simulation on the Single-chip Cloud Computer** 96
 Christoph Roth¹, Simon Reder¹, Gökhan Erdogan¹, Oliver Sander¹, Gabriel M. Almeida¹, Harald Bucher¹,
 Jürgen Becker¹
¹Karlsruhe Institute of Technology
- Ultra-Low Latency NoC testing via Pseudo-Random Test Pattern Compaction** 104
 Hervé Tatenguem¹, Alessandro Strano¹, Vineeth Govind², Jaan Raik², Davide Bertozzi¹
¹University of Ferrara, ²Tallinn Institute of Technology
- A flexible platform architecture for Gbps Wireless Communication** 110
 Jeroen Declerck¹, Prabhat Avasare¹, Miguel Glassee¹, Amir Amin¹, Erik Umans¹, Andy Dewilde¹, Praveen
 Raghavan¹, Martin Palkovic¹
¹IMEC, Belgium
- Efficient VLSI Architectures of QPP Interleavers for LTE Turbo Decoders** 116
 Martin Broich¹, Tobias G. Noll¹
¹EECS - RWTH Aachen University
- Tiny and Application-Specific Programmable Processor for BCH Decoding** 122
 Anthony Van Herrewege¹, Ingrid Verbauwhede¹
¹KU Leuven
- Dataflow-Based Reconfigurable Architecture for Streaming Applications** 126
 Anja Niedermeier¹, Jan Kuper¹, Gerard Smit¹
¹University of Twente
- Enhancing Cache Coherent Architecture with access patterns for embedded manycore systems** 130
 Jussara Marandola¹, Stephane Louise², Loïc Cudennec², Jean-Thomas Acquaviva², David A. Bader¹
¹Georgia Tech computing center, ²CEA, LIST
- System-level Software Performance Simulation Considering Out-of-order Processor Execution** 137
 Roman Plyaskin¹, Thomas Wild¹, Andreas Herkersdorf¹
¹TU Munich, Germany
- Coarse and Fine-Grained Monitoring and Reconfiguration for Energy-Efficient NoCs** 144
 Liang Guang¹, Ethiopia Nigussie¹, Juha Plosila¹, Jouni Isoaho¹, Hannu Tenhunen²
¹University of Turku, Finland, ²Royal Institute of Technology, Sweden