2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechology Systems

(DFT 2012)

Austin, Texas, USA
3 – 5 October 2012

IEEE Catalog Number: CFP12078-PRT
ISBN: 978-1-4673-3043-5

Table of Contents

Session 1 - Hardware Security

- **Modeling SRAM Start-Up Behavior for Physical Unclonable Functions** **1**
  Mafalda Cortez, Apurva Dargar, Said Hamdioui and Geert-Jan Schrijen
- **Parametric Counterfeit IC Detection via Support Vector Machines** **7**
  Ke Huang, John M Carulli Jr and Yiorgos Makris
- **Path-Delay Fingerprinting for Identification of Recovered ICs** 13
  Xuehui Zhang, Kan Xiao and Mohammad Tehranipoor

Session 2 - Testing I

- **Using Partial Masking in X-Chains to Increase Output Compaction for an X-Canceling MISR** 19
  Asad A. Bawa, M. Tauseef Rab and Nur A. Touba
- **On the Development of Software-Based Self-Test Methods for VLIW Processors** 25
  D. Sabena, M. Sonza Reorda and L. Sterpone
- **Low Pin Count DfT Technique for RFID ICs** 31
  Marcelo de Souza Moraes, Marcos Barcellos Hervé and Marcelo Soares Lubaszewski
- **Generation and Compaction of Mixed Broadside and Skewed-Load *n*-Detection Test Sets for Transition Faults** **37**
  Irith Pomeranz

Session 3 - Security Systems

- **A Scan-based Attack on Elliptic Curve Cryptosystems in Presence of Industrial Design-for-Testability Structures** **43**
  Jean Da Rolt, Amitabh Das, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre and Ingrid Verbauwhede
- **#SAT-based Vulnerability Analysis of Security Components – A Case Study** 49
  Linus Feiten, Matthias Sauer, Tobias Schubert, Alexander Czutro, Eberhard Böhl, Ilia Polian and Bernd Becker

Special Session 1 - Hardware Security Session on Capture the Chip (Embedded Systems Challenge 2011)

- **Software Exploitable Hardware Trojans in Embedded Processor** 55
  Xinmu Wang, Tatini Mal-Sarkar, Aswin Krishna, Seetharam Narasimhan and Swarup Bhunia
- **Minimization of Trojan Footprint by Reducing Delay/Area Impact** 59
  Mehryar Rahmatian, Hessam Kooti, Ian G. Harris and Elaheh Bozorgzadeh
- **Designing and Implementing a Malicious 8051 Processor** 63
  Juan Carlos Martinez Santos and Yunsi Fei

Session 4 - Soft Error Tolerant Circuit Design

- **On the Design of Two Single Event Tolerant Slave Latches for Scan Delay Testing** 67
  Yang Lu, Fabrizio Lombardi, Salvatore Pontarelli and Marco Ottavi
- **Hardening a Memory Cell for Low Power Operation by Gate Leakage Reduction** 73
  Jianping Gong, Yong-Bin Kim, Fabrizio Lombardi and Jie Han
- **Single Event Upset Tolerance in Flip-Flop Based Microprocessor Cores** 79
  Stefanos Valadimas, Yiorgos Tsiatouhas, Angela Arapoyanni and Adrian Evans

Session 5 - Soft Error Tolerant System Design

- **An On-line Soft Error Mitigation Technique for Control Logic of VLIW Processors** **85**
  Alireza Rohani and Hans G. Kerkhoff
- **Exploring Hardware Transaction Processing for Reliable Computing in Chip-Multiprocessors against Soft Errors** **92**
  Chuanlei Zheng, Parijat Shukla, Shuai Wang and Jie Hu
- **Amalgamated *q*-ary Codes for Multi-Level Flash Memories** 98
  Yifat Manzor and Osnat Keren

Session 6 - Soft Error Simulation Models

- **Accurate Calculation of SET Propagation Probability for Hardening** 104
  Sreenivas Gangadhar and Spyros Tragoudas
- **Transient Pulse Propagation using the Weibull Distribution Function** **109**
  Adam Watkins and Spyros Tragoudas
- **Accurate Simulation of SEUs in the Configuration Memory of SRAM-based FPGAs** 115
  Cinzia Bernardeschi, Luca Cassano, Andrea Domenici and Luca Sterpone

Special Session 2 - High-reliability Fault Tolerant Digital Systems in Nanometric Technologies: Characterization and Design Methodologies

- **High-Reliability Fault Tolerant Digital Systems in Nanometric Technologies: Characterization and Design Methodologies** **121**
  C. Bolchini, A. Miele, C. Sandionigi, M. Ottavi, S. Pontarelli, A. Salsano, C. Metra, M. Omaña, D. Rossi, M. Sonza Reorda, L. Sterpone, M. Violante, S. Gerardin, M. Bagatin and A. Paccagnella
- Design methodologies for the implementation of hardened systems onto programmable fabric by means of (partial) dynamic reconfiguration N/A
  Cristiana Bolchini
- Error Detection and Correction in Content Addressable Memories N/A
  Marco Ottavi
- SEEs in SRAM-based FPGAs: is it an architecture or a design flow problem? N/A
  Massimo Violante

Session 7 - Reliable Nanoscale Circuits and Systems

- **A Systematic Methodology to Improve Yield Per Area of Highly-Parallel CMPs** **126**
  Da Cheng and Sandeep K. Gupta
- **On the Multiple Fault Detection of a Nano Crossbar** 134
  Fabrizio Lombardi, Nohpill Park, Haider A. F. Almurib and T. Nandha Kumar
- **Prediction of Gate Delay Variation for CNFET under CNT Density Variation** **140**
  Ali Arabi M. Shahi and Payman Zarkesh-Ha

Special Session 3 - Interactive presentations

- **Built-In Generation of Multi-Cycle Broadside Tests** 146
  Irith Pomeranz
- **Fast Single-FPGA Fault Injection Platform** 152
  Gabriel L. Nazar and Luigi Carro

- **Incorporating Parameter Variations in BTI Impact on Nano-scale Logical Gates Analysis** 158
  Seyab Khan, Said Hamdioui, Halil Kukner, Praveen Raghavan and Francky Catthoor
- **Relating Digital Imager Defect Rates to Pixel Size, Sensor Area and ISO** 164
  Glenn H. Chapman, Rohit Thomas, Israel Koren and Zahava Koren
- **A Low Overhead Built-In Delay Testing with Voltage and Frequency Adaptation for Variation Resilience** **170**
  Kyu-Nam Shim and Jiang Hu
- **Implementing Defect Tolerance in 3D-ICs by Exploiting Degrees of Freedom in Assembly** 178
  M. Tauseef Rab, Asad Bawa and Nur A. Touba
- **Optimal Choice of Arithmetic Compactors for Mixed-Signal Systems** 182
  Vadim Geurkov
- **Dual-Edge-Triggered FF with Timing Error Detection Capability** 187
  Kazuteru Namba, Takashi Katagiri and Hideo Ito
- **Improving Small-Delay Fault Coverage for On-chip Delay Measurement** 193
  Wenpo Zhang, Kazuteru Namba and Hideo Ito
- **Faults Affecting the Control Blocks of PV Arrays and Techniques for their Concurrent Detection** **199**
  M. Omaña, D. Rossi, G. Collepalumbo, C. Metra and F. Lombardi

Session 8 - System Level Fault Tolerance

- **Dirty Data Vulnerability Mitigation by means of Sharing Management in Cache Coherence Protocols** **205**
  Mohammad Maghsoudloo and Hamid R. Zarandi
- **A Mechanism to Verify Cache Coherence Transactions in Multicore Systems** 211
  Rance Rodrigues, Israel Koren and Sandip Kundu
- **Dependable Routing in Multi-Chip NoC Platforms for Automotive Applications** 217
  Tomohiro Yoneda and Masashi Imai

Session 9 - Testing II

- **A Novel Pseudonoise Tester for Transmission Line Fault Location and Identification using Pseudorandom Binary Sequences** **225**
  Richard A. Guinee
- **Using the Berlekamp-Massey Algorithm to Obtain LFSR Characteristic Polynomials for TPG** 233
  Oscar Acevedo and Dimitri Kagaris
- **Maintaining Proximity to Functional Operation Conditions Under Enhanced-Scan Tests based on Functional Broadside Tests** **239**
  Irith Pomeranz