

2012 23rd IEEE International Symposium on Rapid System Prototyping

(RSP 2012)

**Tampere, Finland
11 – 12 October 2012**



**IEEE Catalog Number: CFP12047-PRT
ISBN: 978-1-4673-2786-2**

Table of Contents

Message from the General Chair	iii
Message from the Program Chair	iv
Conference Committees	v
Keynote Speech	vi

Technical Session 1: Application

Hardware-assisted virtualization targeting MIPS-based SoCs	2
<i>Alexandra Aguiar, Carlos Moratelli, Marcos Sartori and Fabiano Hessel</i>	
Buffer Length and Traffic Influence on Three-Dimensional NoCs Performance	9
<i>Yan Ghidini, Thais Webber, Edson Moreno, Fernando Grando, Rubem Fagundes and César Marcon</i>	
A Model-Based I/O Interface Synthesis Framework for the Cross-Platform Software-Model.....	16
<i>Baekgyu Kim, Linh T.X. Phan, Insup Lee and Oleg Sokolsky</i>	
Case study: deployment of the 2D NoC on 3D for the generation of large emulation platforms	23
<i>Virginie Fresse, Zhiwei Ge, Junyan Tan and Frederic Rousseau</i>	
A Spectrum of MPSoC Models for Design and Verification Spaces Exploration.....	30
<i>Carlos Petry, Eduardo Wächter, Fernando Moraes, Ney L. V. Calazans and Guilherme Castilhos</i>	
Graphically Notated Fault Modeling and Safety Analysis in the Context of Electric and Electronic Architecture Development and Functional Safety.....	36
<i>Nico Adler, Martin Hillenbrand and Klaus D. Müller-Glaser</i>	

Session 2: Performance evaluation

Parity-Based Mono-Copy Cache for Low Power Consumption and High Reliability.....	44
<i>Ihsen Alouani, Smail Niar, Fadi Kurdahi and Mohamed Abid</i>	
A Cycle-level Parallel Simulation Technique Exploiting both Space and Time Parallelism	50
<i>Dukyoung Yun, Youngmin Yi, Sungchan Kim and Soonhoi Ha</i>	
An ArchC approach for automatic energy consumption characterization of processors.....	57
<i>Marcelo Guedes, Rafael Auler, Edson Borin and Rodolfo Azevedo</i>	
Automatic Congestion Detection in MPSoC Programs Using Data Mining on Simulation Traces	64
<i>Sofiane Lagraa, Alexandre Termier and Frédéric Pérot</i>	
Design For Prototyping of a Parameterizable Cluster-Based Multi-Core System-on-Chip on a Multi-FPGA Board	71
<i>Qingshan Tang, Matthieu Tuna and Habib Mehrez</i>	

Session 3: Model-Based Techniques

HySon: Set-based Simulation of Hybrid Systems	79
<i>Olivier Bouissou, Samuel Mimram and Alexandre Chapoutot</i>	
Automatic Generation of Observers from MARTE/CCSL	86
<i>Frédéric Mallet</i>	
Integrating semantic properties within a Petri net based scheduling tool	93
<i>Christian Fotsing and Annie Geniet</i>	
Seamless Model-Based Design and Deployment of Wireless Networked Systems	100
<i>Tobias Schwalb, Tobias Gädeke, Johannes Schmid and Klaus D. Müller-Glaser</i>	

Enabling Partially Reconfigurable IP cores Parameterisation and Integration using IP-XACT And MARTE	107
<i>Gilberto Ochoa, Ouassila Labbani, El-Bay Bourennane and Philippe Soulard</i>	

Session 4: Reconfigurable Systems

Challenges in Software Development for Multicore System-on-Chip Development.....	115
<i>Ian Gray and Neil Audsley</i>	
A New Approach for Pin Detection for an Electronic System Prototyping Reconfigurable Platform	122
<i>Hai Nguyen, Mikael Guillemot, Yves Blaquierre and Yvon Savaria</i>	
Visualization Support for FPGA Architecture Exploration	128
<i>Konstantin Nasartschuk, Rainer Herpers and Kenneth Kent</i>	
Integrated Architecture Exploration Workflow: a NoC-based Case Study.....	135
<i>Diego Puschini, Julien Mottin, Nicolas Palix, Lian Apostol and Christian Fabre</i>	

Session 5: System Synthesis

FPGA Prototyping and Performance Evaluation of Multi-standard Turbo/LDPC Encoding and Decoding	143
<i>Purushotham Murugappa, Jean-Noel Bazin, Amer Baghdadi and Michel Jezequel</i>	
Fault-Aware Task Re-Mapping for Throughput Constrained Multimedia Applications on NoC-based MPSoC .	149
<i>Anup Das and Akash Kumar</i>	
System-Level Prototyping Framework for Heterogeneous Multi-Core Architecture applied to Biological Sequence Analysis.....	156
<i>Nuno Roma and Pedro Magalhães</i>	
FlashBench: A Workbench for a Rapid Development of Flash-Based Storage Devices	163
<i>Sungjin Lee, Jisung Park and Jihong Kim</i>	
A Design Flow for Partially Reconfigurable Heterogeneous Multi-Processor Platforms	170
<i>Li Jiashu, Anup Das and Akash Kumar</i>	
Reducing communication costs on Dynamic Networks-on-Chip through runtime relocation of tasks	177
<i>Philipp Mahr and Christophe Bobda</i>	
Author Index	183