NORCHIP 2012

Copenhagen, Denmark
12-13 November 2012

IEEE Catalog Number: CFP12828-PRT
ISBN: 978-1-4673-2221-8

TABLE OF CONTENTS

Design of Power Efficient FPGA based Hardware Accelerators for Financial Applications 1
Jonas Stenbæk Hegner, Joakim Sindholt, Alberto Nannarelli

Architectural Trends in GHz Speed DACs 5
S. Balasubramanian, W. Khalil

A Continuous-Time IR-UWB RAKE Receiver for Coherent Symbol Detection 9
Shanthi Sudalaiyandi, Tor Sverre Lande

A Power Scalable and High Pulse Swing UWB Transmitter for Wirelessly-Powered RFID Applications 13
Jia Mao, Zhuo Zou, David Sarmiento, Fredrik Jonsson, Li-Rong Zheng

A 26 GHz UWB CMOS IR-UWB Transmitter with On-chip Balun 17
Kristian Gjertsen Kjelgard, Tor Sverre Lande

H.264/AVC Motion Estimation on FPGAs and GPUs: A Comparative Study 21
Iracu O. Santos, Alba S. B. Lopes, Bruno M. Carvalho, Edgard Correa, Marcio Kreutz

FPGA Implementation of Elementary Generalized Unitary Rotation with CORDIC Based Architecture - Preliminary Results 25
Peteris Misans, Uldis Derums, Vents Kanders

Energy Efficient MIMO Channel Pre-processor Using a Low Complexity On-Line Update Scheme 31
Chenxin Zhang, Hemanth Prabhu, Liang Liu, Ove Edfors, Viktor Owall

Modeling and Design of a Dual-Residue Pipelined ADC in 130nm CMOS 35
Eirik Steen-Hansen, Trond Ytterdal

A 9-bit 50MS/s Asynchronous SAR ADC in 28nm CMOS 39
Tuan-Vu Cao, Snorre Aunet, Trond Ytterdal

KL-Cut Based Digital Circuit Remapping 45
Lucas Machado, Mayler Martins, Vinicius Callegaro, Renato P. Ribas, Andre I. Reis

Optimal Register Allocation by Augmented Left-Edge Algorithm on Arbitrary Control-Flow Structures 49
Mark Ruvald Pedersen, Jan Madsen

A Novel On-Chip Ultra-low Power Temperature Sensing Scheme 55
Shailesh Singh Chouhan, Kari Halonen

Variability-aware Design of 55 nA Current Reference with 1.4% Standard Deviation and 290 nW Power Consumption 59
Francesca Cucchi, Stefano Di Pascoli, Giuseppe Iannaccone

Low Power Real Time Clock With High Accuracy Over Large Supply Voltage Range 63
Wolfgang Gut, Gerald Hilber, Dominik Gruber, Manuel Kaufmann, Andreas Rauchenecker, Timm Ostermann

Memory-Aware System Scenario Approach Energy Impact 67
Iason Filippopoulos, Francky Catthoor, Per Gunnar Kjeldsberg, Elena Hammari, Jos Huisken

Configurable RTL Model for Level-1 Caches 73
Vahid Saljooghi, Alen Bardizbanyan, Magnus Sjalander, Per Larsson-Edefors

Novel SRAM Bias Control Circuits for a Low Power L1 Data Cache 77
Azam Seyedi, Adria Armejach

An Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS 83
Sima Payami, Amin Ojani

Analyses of Single-Stage Complementary Self-Biased CMOS Differential Amplifiers 87
Vladimir Milovanovic, Horst Zimmermann

Heart and Respiratory Detection and Simulations for Tracking Humans based on Respiration by using Pulse-Based Radar 91
Mehran Baboli, Olga Boric-Lubecke, Victor Lubecke

Implementation of FPGA Based DSP Module for CW Doppler Radar: Preliminary Results 95
Maris Terauds

A 2.1 µW 76 dB SNDR DT-ΔΣ Modulator for Medical Implant Devices 101
Ali Fazli Yeknami, Atila Alvandpour

Power Efficient Arrangement of Oversampling Sigma-Delta DAC 105
Nadeem Afzal, J. Jacob Wikner

A 90nm CMOS Gated-Ring-Oscillator-Based 2-Dimension Vernier Time-to-Digital Converter 109
Ping Lu, Pietro Andreani, Antonio Liscidini

Study and Simulation of an Example Redundant FIR Filter 113
Joakim Alvbrant, J. Jacob Wikner

Artificial Neural Network Emulation on NOC based Multi-Core FPGA Platform 117
Nowshad Painda Mand, Francesco Robino, Johnny Oberg
Performability of Error Control Schemes for NOC Interconnects 121
Deena M. Zamzam, A. Mohamed, Abd El Ghany, Klaus Hofmann
Linearization of RF Power Amplifiers Using an Enhanced Memory Polynomial Predistorter 126
Felice Francesco Tafuri, Cataldo Guaragnella, Marco Fiore, Torben Larsen
Deembedding Static Nonlinearities of Power Amplifiers Using Least Square Error Algorithm 130
Wei Wei, Jan H. Mikkelsen, Ole Kiel Jensen
Wideband Reconfigurable Capacitive Shunt-Feedback LNA in 65nm CMOS 134
Imad Ud Din, Johan Wernehag, Stefan Andersson, Sven Mattisson
A 2.5 GHz Self-Compensated, Bandwidth Tracking PLL with 0.8 ps Jitter 138
Mitesh Yogesh, Puneet Sareen, Markus Dietl, Ketan Dewan
Testing of an off-chip NoC protocol using a BIST/Synthesizable Testbench approach 142
Saif Uddin, Johnny Oberg
A Light-Weight Statically Scheduled Network-on-Chip 147
Rasmus Bo Sorensen, Martin Schoeberl, Jens Sparso
Intermediate Nodes Selection Schemes for Network Coding in Network-on-Chips 153
Ahmed Shalaby, M. El-Sayed Ragab1, Victor Goulart
A Genetic Algorithm based Optimization Method for Low Vertical Link Density 3-Dimensional Networks-on-Chip Many Core Systems 158
Haoyuan Ying, Kris Heid, Thomas Hollstein, Klaus Hofmann
Nanoscale CMOS Impulse Radar - From Research to Product 162
Dag T. Wisland
Challenges in IC Design for Hearing Aids 163
Ivan Jorgensen
Electrical and Human Feedback 164
Hanspeter Schmid
Biochips: The Integrated Circuit of Biology 174
Jan Madsen
Behavioral Modeling of Nonlinear Settling for Multiple Cascaded SC Stages 175
Jia Sun, Timo Rahkonen, Marko Neitola
An Analog Receiver Front-End for Capacitive Body-Coupled Communication 181
Prakash Harikumar, Muhammad Irfan Kazim, J. Jacob Wikner
A Readout Circuit for an Uncooled IR Camera With Mismatch and Self-Heating Compensation 185
Daniel Svard, Christer Jansson, Atila Alvandpour
Embedded Low Power Clock Generator for Sensor Nodes 189
Oliver Schrape, Frank Vater
Wideband RF Detector Design for High Performance On-Chip Test 193
Quoc-Tai Duong, Jerzy J. Dabrowski
Effect of Process Variations in CMOS Chips for Radar Beamforming 197
Elias Bakken, Tor Sverre Lande, Sverre Holm
SynZEN: A Hybrid TTA/VLIW Architecture with a Distributed Register File 201
Stefan Hauser, Nico Moser, Ben Juurlink
A Fault-Aware Low-Energy Spare Core Allocation in Networks-on-Chip 205
Fatemeh Khalili, Hamid R. Zarandi
An Accurate Fault Location Method Based on Configuration Bitstream Analysis 209
Zhou Jing, Liu Zengrong, Chen Lei, Wang Shuo, Wen Zhiping, Chen Xun, Qi Chang
Lithography Analysis of Via-configurable Transistor Array Fabrics 214
Vinicius Dal Bem, Andre I. Reis, Renato P. Ribas
Evaluation of Su8 Photo Polymer for Microwave Packaging Applications 218
Srinivasa Reddy Kuppireddi, Sayanu Pamidighantam, V. Janardhana, Oddvar Sorasen, J. S. Roy
A Measurement Technique for the Vibrating Wire Sensors 222
Andrea Simonetti
Functional Built-In Self-Test for Processor Cores in SoC 228
Raimund Ubar, Viljar Indus, Oliver Kalmend, Teet Evartson, Elmet Orasson
PathAware: A Contention-aware Selection Function for Application-specific Network-on-Chips 232
Behrad Niazmand, Midia Reshadi, Akram Reza
A Survey on Mixed Operating Mode/Self Synchronization 238
Dipak S. Marathe
Integration of TTA Processor tools to Kactus2 IP-XACT Design Flow 241
Lauri Matilainen, Sakari Lahti, Otto Esko, Erno Salminen, Timo D. Hamalainen
Author Index