

NORCHIP 2012

**Copenhagen, Denmark
12-13 November 2012**



IEEE Catalog Number: CFP12828-PRT
ISBN: 978-1-4673-2221-8

TABLE OF CONTENTS

Design of Power Efficient FPGA based Hardware Accelerators for Financial Applications	1
<i>Jonas Stenbæk Hegner, Joakim Sindholt, Alberto Nannarelli</i>	
Architectural Trends in GHz Speed DACs	5
<i>S. Balasubramanian, W. Khalil</i>	
A Continuous-Time IR-UWB RAKE Receiver for Coherent Symbol Detection	9
<i>Shanthi Sudalaiyandi, Tor Sverre Lande</i>	
A Power Scalable and High Pulse Swing UWB Transmitter for Wirelessly-Powered RFID Applications	13
<i>Jia Mao, Zhuo Zou, David Sarmiento, Fredrik Jonsson, Li-Rong Zheng</i>	
A 26 GHz UWB CMOS IR-UWB Transmitter with On-chip Balun	17
<i>Kristian Gjertsen Kjeldgaard, Tor Sverre Lande</i>	
H.264/AVC Motion Estimation on FPGAs and GPUs: A Comparative Study	21
<i>Iracu O. Santos, Alba S. B. Lopes, Bruno M. Carvalho, Edgard Correa, Marcio Kreutz</i>	
FPGA Implementation of Elementary Generalized Unitary Rotation with CORDIC Based Architecture - Preliminary Results	25
<i>Peteris Misans, Uldis Derums, Vents Kandars</i>	
Energy Efficient MIMO Channel Pre-processor Using a Low Complexity On-Line Update Scheme	31
<i>Chenxin Zhang, Hemanth Prabhu, Liang Liu, Ove Edfors, Viktor Owall</i>	
Modeling and Design of a Dual-Residue Pipelined ADC in 130nm CMOS	35
<i>Eirik Steen-Hansen, Trond Ytterdal</i>	
A 9-bit 50MS/s Asynchronous SAR ADC in 28nm CMOS	39
<i>Tuan-Vu Cao, Snorre Aunet, Trond Ytterdal</i>	
KL-Cut Based Digital Circuit Remapping	45
<i>Lucas Machado, Mayler Martins, Vinicius Callegaro, Renato P. Ribas, Andre I. Reis</i>	
Optimal Register Allocation by Augmented Left-Edge Algorithm on Arbitrary Control-Flow Structures	49
<i>Mark Ruvald Pedersen, Jan Madsen</i>	
A Novel On-Chip Ultra-low Power Temperature Sensing Scheme	55
<i>Shailesh Singh Chouhan, Kari Halonen</i>	
Variability-aware Design of 55 nA Current Reference with 1.4% Standard Deviation and 290 nW Power Consumption	59
<i>Francesca Cucchi, Stefano Di Pascoli, Giuseppe Iannaccone</i>	
Low Power Real Time Clock With High Accuracy Over Large Supply Voltage Range	63
<i>Wolfgang Gut, Gerald Hilber, Dominik Gruber, Manuel Kaufmann, Andreas Rauchenecker, Timm Ostermann</i>	
Memory-Aware System Scenario Approach Energy Impact	67
<i>Iason Filippopoulos, Francky Cathoor, Per Gunnar Kjeldsberg, Elena Hammari, Jos Huisken</i>	
Configurable RTL Model for Level-1 Caches	73
<i>Vahid Saljooghi, Alen Bardizbanyan, Magnus Sjalander, Per Larsson-Edefors</i>	
Novel SRAM Bias Control Circuits for a Low Power L1 Data Cache	77
<i>Azam Seyedi, Adria Armejach</i>	
An Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS	83
<i>Sima Payami, Amin Ojani</i>	
Analyses of Single-Stage Complementary Self-Biased CMOS Differential Amplifiers	87
<i>Vladimir Milovanovic, Horst Zimmermann</i>	
Heart and Respiratory Detection and Simulations for Tracking Humans based on Respiration by using Pulse-Based Radar	91
<i>Mehran Baboli, Olga Boric-Lubecke, Victor Lubecke</i>	
Implementation of FPGA Based DSP Module for CW Doppler Radar: Preliminary Results	95
<i>Maris Terauds</i>	
A 2.1 μW 76 dB SNDR DT-$\Delta\Sigma$ Modulator for Medical Implant Devices	101
<i>Ali Fazli Yeknami, Atila Alvandpour</i>	
Power Efficient Arrangement of Oversampling Sigma-Delta DAC	105
<i>Nadeem Afzal, J. Jacob Wikner</i>	
A 90nm CMOS Gated-Ring-Oscillator-Based 2-Dimension Vernier Time-to-Digital Converter	109
<i>Ping Lu, Pietro Andreani, Antonio Liscidini</i>	
Study and Simulation of an Example Redundant FIR Filter	113
<i>Joakim Alvrant, J. Jacob Wikner</i>	

Artificial Neural Network Emulation on NOC based Multi-Core FPGA Platform	117
<i>Nowshad Painsa Mand, Francesco Robino, Johnny Oberg</i>	
Performability of Error Control Schemes for NOC Interconnects	121
<i>Deena M. Zamzam, A. Mohamed, Abd El Ghany, Klaus Hofmann</i>	
Linearization of RF Power Amplifiers Using an Enhanced Memory Polynomial Predistorter	126
<i>Felice Francesco Tafuri, Cataldo Guaragnella, Marco Fiore, Torben Larsen</i>	
Deembedding Static Nonlinearities of Power Amplifiers Using Least Square Error Algorithm	130
<i>Wei Wei, Jan H. Mikkelsen, Ole Kiel Jensen</i>	
Wideband Reconfigurable Capacitive Shunt-Feedback LNA in 65nm CMOS	134
<i>Imad Ud Din, Johan Wernehag, Stefan Andersson, Sven Mattisson</i>	
A 2.5 GHz Self-Compensated, Bandwidth Tracking PLL with 0.8 ps Jitter	138
<i>Mitesh Yogesh, Puneet Sareen, Markus Dietl, Ketan Dewan</i>	
Testing of an off-chip NoC protocol using a BIST/Synthesizable Testbench approach	142
<i>Saif Uddin, Johnny Oberg</i>	
A Light-Weight Statically Scheduled Network-on-Chip	147
<i>Rasmus Bo Sorensen, Martin Schoeberl, Jens Sparso</i>	
Intermediate Nodes Selection Schemes for Network Coding in Network-on-Chips	153
<i>Ahmed Shalaby, M. El-Sayed Ragab, Victor Goulart</i>	
A Genetic Algorithm based Optimization Method for Low Vertical Link Density 3-Dimensional Networks-on-Chip Many Core Systems	158
<i>Haoyuan Ying, Kris Heid, Thomas Hollstein, Klaus Hofmann</i>	
Nanoscale CMOS Impulse Radar - From Research to Product	162
<i>Dag T. Wisland</i>	
Challenges in IC Design for Hearing Aids	163
<i>Ivan Jorgensen</i>	
Electrical and Human Feedback	164
<i>Hanspeter Schmid</i>	
Biochips: The Integrated Circuit of Biology	174
<i>Jan Madsen</i>	
Behavioral Modeling of Nonlinear Settling for Multiple Cascaded SC Stages	175
<i>Jia Sun, Timo Rahkonen, Marko Neitola</i>	
An Analog Receiver Front-End for Capacitive Body-Coupled Communication	181
<i>Prakash Harikumar, Muhammad Irfan Kazim, J. Jacob Wikner</i>	
A Readout Circuit for an Uncooled IR Camera With Mismatch and Self-Heating Compensation	185
<i>Daniel Svard, Christer Jansson, Atila Alvandpour</i>	
Embedded Low Power Clock Generator for Sensor Nodes	189
<i>Oliver Schrape, Frank Vater</i>	
Wideband RF Detector Design for High Performance On-Chip Test	193
<i>Quoc-Tai Duong, Jerzy J. Dabrowski</i>	
Effect of Process Variations in CMOS Chips for Radar Beamforming	197
<i>Elias Bakken, Tor Sverre Lande, Sverre Holm</i>	
SynZEN: A Hybrid TTA/VLIW Architecture with a Distributed Register File	201
<i>Stefan Hauser, Nico Moser, Ben Juurlink</i>	
A Fault-Aware Low-Energy Spare Core Allocation in Networks-on-Chip	205
<i>Fatemeh Khalili, Hamid R. Zarandi</i>	
An Accurate Fault Location Method Based on Configuration Bitstream Analysis	209
<i>Zhou Jing, Liu Zengrong, Chen Lei, Wang Shuo, Wen Zhiping, Chen Xun, Qi Chang</i>	
Lithography Analysis of Via-configurable Transistor Array Fabrics	214
<i>Vinicius Dal Bem, Andre I. Reis, Renato P. Ribas</i>	
Evaluation of Su8 Photo Polymer for Microwave Packaging Applications	218
<i>Srinivasa Reddy Kuppireddi, Sayanu Pamidighantam, V. Janardhana, Oddvar Sorasen, J. S. Roy</i>	
A Measurement Technique for the Vibrating Wire Sensors	222
<i>Andrea Simonetti</i>	
Functional Built-In Self-Test for Processor Cores in SoC	228
<i>Raimund Ubar, Viljar Indus, Oliver Kalmend, Teet Evartson, Elmet Orasson</i>	
PathAware: A Contention-aware Selection Function for Application-specific Network-on-Chips	232
<i>Behrad Niazmand, Midia Reshadi, Akram Reza</i>	
A Survey on Mixed Operating Mode/Self Synchronization	238
<i>Dipak S. Marathe</i>	
Integration of TTA Processor tools to Kactus2 IP-XACT Design Flow	241
<i>Lauri Matilainen, Sakari Lahti, Otto Esko, Erno Salminen, Timo D. Hamalainen</i>	
Author Index	