

2012 IEEE 21st Asian Test Symposium

(ATS 2012)

**Niigata, Japan
19 – 22 November 2012**



IEEE Catalog Number: CFP12067-PRT
ISBN: 978-1-4673-4555-2

2012 IEEE 21st Asian Test Symposium

ATS 2012

Table of Contents

Foreword.....	xii
Organizing Committee.....	xiii
Program Committee.....	xiv
Reviewers.....	xvi
Steering Committee.....	xvii
Tutorials.....	xviii
Keynote Addresses.....	xx
Invited Talks.....	xxii
ATS 2013 Call for Papers.....	xxvi

Session 3A: Industry Session

An Effective At-Speed Scan Testing Approach Using Multiple-Timing Clock Waveforms	1
<i>Hiroyuki Iwata, Yoichi Maeda, Jun Matsushima, and Masahiro Takakura</i>	
LBIST/ATPG Technologies for On-Demand Digital Logic Testing in Automotive Circuits	2
<i>Dale Meehl, Bassilios Petrakis, and Ping Zhang</i>	
Portable/Desktop Testing Solution for Engineering with Cloud	3
<i>Nobutaka Takahashi, Toshiaki Watanabe, Takehisa Suzuki, and Manabu Kimura</i>	
Characteristics Variability Evaluation of Actual LSI Transistors with Nanoprobing	4
<i>Munetoshi Fukui, Yasuhiko Nara, and Junichi Fuse</i>	
F-matrix (ABCD-matrix) Circuit Simulation Built in IC Test Program	5
<i>Hideo Okawara</i>	
Addressing Test Challenges in Advanced Technology Nodes	6
<i>Yervant Zorian</i>	

Session 3B: Diagnosis and Debug

Diagnosis of Cell Internal Defects with Multi-cycle Test Patterns	7
<i>Xiaoxin Fan, Manish Sharma, Wu-Tung Cheng, and Sudhakar M. Reddy</i>	
Automated Post-Silicon Debugging of Failing Speedpaths	13
<i>Mehdi Dehbashi and Görschwin Fey</i>	
SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions	19
<i>Satoshi Jo, Takeshi Matsumoto, and Masahiro Fujita</i>	
A New Look Ahead Technique for Customized Testing in Digital Microfluidic Biochips	25
<i>Pranab Roy, Hafizur Rahaman, Parthasarathi Dasgupta, and Bhargab B.B. Bhattacharya</i>	

Session 3C: System-in-Package (SiP) / 3D IC Test

TSV Stress-Aware ATPG for 3D Stacked ICs	31
<i>Sergej Deutsch, Krishnendu Chakrabarty, Shreepad Panth, and Sung Kyu Lim</i>	
Linear Programming Formulations for Thermal-Aware Test Scheduling of 3D-Stacked Integrated Circuits	37
<i>Spencer K. Millican and Kewal K. Saluja</i>	
Programmable Leakage Test and Binning for TSVs	43
<i>Yu-Hsiang Lin, Shi-Yu Huang, Kun-Han (Hans) Tsai, and Wu-Tung Cheng</i>	

Session 4A: (Special Session 1) Quantum Informatics: Classical Circuit Synthesis, Resource Optimisation and Benchmarking

Session Summary I	49
<i>Ilia Polian</i>	
Counting Gates, Moving Qubits: Evaluating the Execution Cost of Quantum Circuits	50
<i>Rodney Van Meter</i>	
Programming a Topological Quantum Computer	55
<i>Simon Devitt and Kae Nemoto</i>	
An Optimization Problem for Topological Quantum Computation	61
<i>Shigeru Yamashita</i>	

Session 4B: (Special Session 2) Dependable VLSI for Product Reliability

Session Summary II	67
<i>Xinli Gu</i>	
Soft Error Issues with Scaling Technologies	68
<i>Sanghyeon Baeg, Jongsun Bae, Soonyoung Lee, Chul Seung Lim, Sang Hoon Jeon, and Hyeonwoo Nam</i>	
In-Field Testing of NAND Flash Storage: Why and How?	69
<i>Yu Hu, Xinli Gu, and Xiaowei Li</i>	
A Few Design Techniques for the “Dependability” of a SOC	70
<i>Jun Qian</i>	
Accessing Embedded DFT Instruments with IEEE P1687	71
<i>Erik Larsson and Farrokh Ghani Zadegan</i>	

Session 4C: Test Compaction/Test Quality

Multi-level EDT to Reduce Scan Channels in SoC Designs	77
<i>Guoliang Li, Jun Qian, Peter Li, and Greg Zuo</i>	
On Utilizing Test Cube Properties to Reduce Test Data Volume Further	83
<i>Xijiang Lin and Jansuz Rajsiki</i>	
Note on Layout-Aware Weighted Probabilistic Bridge Fault Coverage	89
<i>Masayuki Arai, Yoshihiro Shimizu, and Kazuhiko Iwasaki</i>	
Tailoring Tests for Functional Binning of Integrated Circuits	95
<i>Suraj Sindia and Vishwani D. Agrawal</i>	

Session 5A: Temperature/Power-Aware Test I

A Thermal-Driven Test Application Scheme for 3-Dimensional ICs	101
<i>Dong Xiang, Kele Shen, and Yangdong Deng</i>	
A Transition Isolation Scan Cell Design for Low Shift and Capture Power	107
<i>Yi-Tsung Lin, Jiun-Lang Huang, and Xiaoqing Wen</i>	
A Probabilistic and Constraint Based Approach for Low Power Test Generation	113
<i>Hossein Sabaghian-Bidgoli, Majid Namaki-Shoushtari, and Zainalabedin Navabi</i>	

Session 5B: Dependable Systems/Memory Test

Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection	119
<i>Yoshihiro Ohkawa and Yukiya Miura</i>	
Impact of Resistive-Bridge Defects in TAS-MRAM Architectures	125
<i>J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard, A. Todri, G. Prenat, J. Alvarez-Hérault, and K. Mackay</i>	
SoftPCM: Enhancing Energy Efficiency and Lifetime of Phase Change Memory in Video Applications via Approximate Write	131
<i>Yuntan Fang, Huawei Li, and Xiaowei Li</i>	

Session 5C: Design Verification and Validation/Software Design for Testing

A Generalized Theory for Formal Assertion Coverage	137
<i>Sourasis Das, Ansuman Banerjee, and Pallab Dasgupta</i>	
Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods	143
<i>Amir Masoud Gharehbaghi and Masahiro Fujita</i>	
Hardware-Accelerated Workload Characterization for Power Modeling and Fault Injection	149
<i>Armin Krieg, Johannes Grinschgl, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid</i>	

Session 6A: Temperature/Power-Aware Test II

Scan Test Power Simulation on GPGPUs	155
<i>Stefan Holst, Eric Schneider, and Hans-Joachim Wunderlich</i>	
Power Supply Noise Sensor Based on Timing Uncertainty Measurements	161
<i>M. Valka, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel, P. Debaud, and S. Guilhot</i>	
Peak Power Estimation: A Case Study on CPU Cores	167
<i>P. Bernardi, M. De Carvalho, E. Sanchez, M. Sonza Reorda, A. Bosio, L. Dilillo, P. Girard, and M. Valka</i>	
Low Power BIST for Scan-Shift and Capture Power	173
<i>Yasuo Sato, Senling Wang, Takaaki Kato, Kohei Miyase, and Seiji Kajihara</i>	

Session 6B: Analog Test and High-Speed I/O Test I

Two-Tone Signal Generation for Communication Application ADC Testing	179
<i>Keisuke Kato, Fumitaka Abe, Kazuyuki Wakabayashi, Chuan Gao, Takafumi Yamada, Haruo Kobayashi, Osamu Kobayashi, and Kiichi Niitsu</i>	
A New Procedure for Measuring High-Accuracy Probability Density Functions	185
<i>Takahiro J. Yamaguchi, Kunihiro Asada, Kiichi Niitsu, Mohamed Abbas, Satoshi Komatsu, Haruo Kobayashi, and Jose A. Moreira</i>	
Design of a High Bandwidth Interposer for Performance Evaluation of ATE Test Fixtures at the DUT Socket	191
<i>José Moreira</i>	
Spectral Estimation Based Acquisition of Incoherently Under-sampled Periodic Signals: Application to Bandwidth Interleaving	196
<i>Debesh Bhatta, Nicholas Tzou, Hyun Choi, and Abhijit Chatterjee</i>	

Session 6C: Board and System Test

Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees	202
<i>Fangming Ye, Zhaobo Zhang, Krishnendu Chakrabarty, and Xinli Gu</i>	
Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines	208
<i>Fangming Ye, Zhaobo Zhang, Krishnendu Chakrabarty, and Xinli Gu</i>	
Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs	214
<i>Alejandro Cook, Dominik Ull, Melanie Elm, Hans-Joachim Wunderlich, Helmut Randoll, and Stefan Döhren</i>	

Session 7A: (Special Session 3) Power-Aware Testing: Present and Future

Session Summary III	220
<i>Xiaoping Wen and Sudhakar M. Reddy</i>	
Why and How Controlling Power Consumption during Test: A Survey	221
<i>A. Bosio, L. Dilillo, P. Girard, A. Todri, and A. Virazel</i>	
PowerMAX: Fast Power Analysis during Test	227
<i>Wei Zhao and Mohammad Tehranipoor</i>	
Current and Future Directions in Automatic Test Pattern Generation for Power Delivery Network Validation	233
<i>Prab Varma</i>	
Power Supply Droop and Its Impacts on Structural At-Speed Testing	239
<i>Xijiang Lin</i>	

Session 7B: (Special Session 4) Post-Silicon Measurements and Tests/Analog Test and High-Speed I/O Test II

Session Summary IV	245
<i>Takahiro J. Yamaguchi</i>	
A Test Screening Method for 28 nm HK/MG Single-Port and Dual-Port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues	246
<i>Koji Nii, Yasumasa Tsukamoto, Yuichiro Ishii, Makoto Yabuuchi, Hidehiro Fujiwara, and Kazuyoshi Okamoto</i>	
Impact of All-Digital PLL on SoC Testing	252
<i>Toru Nakura, Tetsuya Iizuka, and Kunihiro Asada</i>	
Post-Silicon Jitter Measurements	258
<i>Kiichi Niitsu, Takahiro J. Yamaguchi, Masahiro Ishida, and Haruo Kobayashi</i>	
An Active Test Fixture Approach for Testing 28 Gbps Applications Using a Lower Data Rate ATE System	264
<i>José Moreira, Bernhard Roth, and Callum McCowan</i>	

Session 7C: (Panel) Is Component Connection Test Enough for Board or System Test?

Session Summary V	270
<i>Xinli Gu</i>	

Session 8A: (Embedded Tutorial) Yield Analysis

Embedded Tutorial Summary: Diagnosis for Accelerating Yield and Failure Analysis	271
<i>Wu-Tung Cheng and Feng-Ming Kuo</i>	

Session 8B: Built-In Test and Built-In Characterization Technique

A Scan-Out Power Reduction Method for Multi-cycle BIST	272
<i>Senling Wang, Yasuo Sato, Kohei Miyase, and Seiji Kajihara</i>	
A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume	278
<i>Wei-Cheng Lien, Kuen-Jong Lee, and Tong-Yu Hsieh</i>	
A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC	284
<i>Y.-H. Chou, J.-L. Huang, and X.-L. Huang</i>	

Session 8C: ATPG

Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization	290
<i>Stephan Eggersglüß, Mahmut Yilmaz, and Krishnendu Chakrabarty</i>	
Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment	296
<i>Steffen Zeidler, Christoph Wolf, Miloš Krstić, and Rolf Kraemer</i>	
Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection	302
<i>Valerio Guarnieri, Franco Fummi, and Krishnendu Chakrabarty</i>	

Session 9A: Yield Analysis and Enhancement

Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs	308
<i>Shyue-Kung Lu, Tsu-Lin Li, and Pony Ning</i>	
A Hybrid Flow for Memory Failure Bitmap Classification	314
<i>Jianbo Li, Yu Huang, Wu-Tung Cheng, Chris Schuermyer, Dong Xiang, Eric Faehn, and Ruth Farrugia</i>	
Test Cost Reduction for Performance Yield Recovery by Classification of Multiple-Clock Test Data	320
<i>Jun-Hua Kuo, Ting-Shuo Hsu, and Jing-Jia Liou</i>	

Session 9B: DFT/On-Line Test

NoC Dynamically Reconfigurable as TAM	326
<i>Takieddine Sbiai and Kazuteru Namba</i>	
On-Line Error Detection in Digital Microfluidic Biochips	332
<i>Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya</i>	
Automatic Test Program Generation for Out-of-Order Superscalar Processors	338
<i>Ying Zhang, Ahmed Rezine, Petru Eles, and Zebo Peng</i>	

Session 9C: Delay and Performance

Variation-Aware Fault Grading	344
<i>A. Czutro, M.E. Imhof, J. Jiang, A. Mumtaz, M. Sauer, B. Becker, I. Polian, and H.-J. Wunderlich</i>	
On-Chip Detection of Process Shift and Process Spread for Silicon Debugging and Model-Hardware Correlation	350
<i>Islam A.K.M. Mahfuzul and Hidetoshi Onodera</i>	
Efficient Trojan Detection via Calibration of Process Variations	355
<i>Byeongju Cha and Sandeep K. Gupta</i>	
Author Index	362