2012 International SoC Design Conference

(ISOCC 2012)

Jeju Island, South Korea
4 – 7 November 2012

IEEE

IEEE Catalog Number: CFP1269E-PRT
ISBN: 978-1-4673-2989-7

Oral Session

ISOCC2012

Monday, November 5, 2012

Session 1

Power Electronics (Energy Harvesting)

15:30~17:00 Regular Session 1 Ramada-2

Chair Volkan Kursun (Hong Kong Univ. of Science and Technology, Hong Kong)

[RS1-1] A Battery Interconnect Module with High Voltage Transceiver Using 0.25 μ m 60V BCD Process for Battery Management Systems

Chih-Lin Chen, Deng-Shian Wang, Jie-Jyun Li, and Chua-Chin Wang
National Sun Yat-Sen University, Taiwan ····· 1

[RS1-2] Adaptive Frequency-Controlled Ultra-Fast Hysteretic Buck Converter for Portable Devices

Kwang-Ho Kim, and Bai-Sun Kong
College of Information & Communication Engineering
Sungkyunkwan University
Suwon, Korea
Young-Hyun Jun
Samsung Electronics, Korea ····· 5

[RS1-3] Design of High Dimming Ratio Power-LED Driver with Preloading inductor current methodology

Keon Lee, Dong-hun Lee, Su-hun Yang, Ji-hyun Park, Kwang-sub Yoon
Department of Electronic Engineering
Inha Univ, Korea ····· 9

Low Power Design Techniques

[RS1-4] NP Dynamic CMOS Resurrection with Carbon Nanotube Field Effect Transistors

Yanan Sun and Volkan Kursun
The Hong Kong University of Science and Technology, Hong Kong ····· 13

[RS1-5] A Novel Charge Recovery Logic Structure with Complementary Pass-transistor Network

Jingyang Li, Yimeng Zhang and Tsutomu Yoshihara ····· 17
Waseda University, Japan

[RS1-6] Automatic Register Transfer Level CAD Tool Design for Advanced Clock Gating and Low Power Schemes

Yunlong Zhang, Qiang Tong, Li Li, Wei Wang and Ken Choi
Illinois Institute of Technology, USA
JongEun Jang, Hyobin Jung, and Si-Young Ahn
Epic Solution Inc.,Korea ····· 21

Session 2

Multimedia (A/V) SoCs

15:30~17:00 Regular Session 2 Ramada-3

Chair Kyuwon (Ken) Choi (Illinois Institute of Technology, USA)

[RS2-1] Multi-Core Architecture for Video Decoding
Jae-Jin Lee, KyungJin Byun and NakWoong Eum
Electronics and Telecommunications Research Institute, Korea ····· 25

[RS2-2] Real-Time Stereo Matching For 3D Hand Gesture Recognition
Po-Kuan Huang, Tung-Yang Lin, Hsu-Ting Lin, Chi-Hao Wu, Ching-Chun Hsiao, Chao-Kang Liao, Peter Lemmens
IMEC, Taiwan ····· 29

[RS2-3] An Inter-Frame Macroblock Schedule for Memory Access Reduction in H.264/AVC Bi-directional Prediction
Chae Eun Rhee, Hyun Kim and Hyuk-Jae Lee
Seoul National University, Korea ····· 33

[RS2-4] A Fast Multi-scale Retinex Algorithm using Dominant SSR in Weights Selection
Chan Young Jang, Jae Hwan Lim, Young Hwan Kim
POSTECH, Korea ····· 37

[RS2-5] Brightness Preserving Contrast Enhancement using Polynomial Histogram Amendment
Pramila Welling, Sung Hoon Kim, Sang Bock Cho
University of Ulsan, Korea ····· 41

SoCs for Automotive Technology

[RS2-6] Design of High-speed Support Vector Machine Circuit for Driver Assistance System
Soojin Kim, Seonyoung Lee*, and Kyeongsoon Cho
Hankuk University of Foreign Studies
*SoC Platform Research Center
Korea Electronics Technology Institute, Korea ····· 45

Session 3

High Speed Signal Interfaces

15:30~17:00 Regular Session 3 Ramada-4

Chair Minkyu Song (Dongguk University, Korea)

[RS3-1] Design of CMOS 5 Gb/s 4-PAM Transceiver Frontend for Low-power Memory Interface
Woorham Bae, Byoung-Joo Yoo, and Deog-Kyoon Jeong
Seoul National University, Korea ····· 49

[RS3-2] A 10 Gb/s Voltage Swing Level Controlled Output Driver in 65-nm CMOS Technology
Taeho Kim and Deog-Kyoon Jeong

Seoul National University, Korea ····· 53

Wireline & Wireless ICs (RF ICs)

[RS3-3] A highly integrated IR-UWB Transceiver for Communication and Localization
Oleksiy Klymenko, Denys Martynenko, Gunter Fischer
IHP, Germany ····· 57

[RS3-4] A TDC-Based Skew Compensation Technique for High-Speed Output Driver
Debashis Dhar[(1)(2)], Inhwa Jung[(1)], and Chulwoo Kim[(1)]
[(1)]Korea University, Korea
[(2)]Doestek Co. Ltd., Korea ····· 61

[RS3-5] 60-GHz Voltage-Controlled Oscillator and Frequency Divider in 0.25-μm SiGe BiCMOS Technology
Jeong-Min Lee and Woo-Young Choi
Yonsei University, Korea
Holger Rücker
IHP, Germany ····· 65

[RS3-6] A Fractional-N Frequency Divider for SSCG Using a Single Dual-Modulus Integer Divider and a Phase Interpolator
Young-Ho Choi, Jae-Yoon Sim, and Hong-June Park
Pohang University of Science and Technology (POSTECH), Korea ····· 68

Session 4

Energy-Aware Systems

15:30~17:00 Regular Session 4 Mara

Chair Makoto Ikeda (University of Tokyo, Japan)

[RS4-1] Contention and Energy aware Mapping for Real-time Applications on Network-on-Chip
Bingjing Ge, Naifeng Jing, Weifeng He, Zhigang Mao
Shanghai Jiaotong University, China ····· 72

Sensor & MEMS

[RS4-2] Target Voltage Independent Capacitance Measurement Circuit Implemented by 0.18 μm CMOS for PWM-MEMS Control
Kazutoshi Kodama and Makoto Ikeda
University of Tokyo, Japan ····· 77

[RS4-3] A WDR method with low noise in digital circuit
Younghwan Yun, Myoungsun Kim
Skhynix, Korea ····· 81

Bio & Medical devices

[RS4-4] Redundant-Dictionary Based Adaptive Sampling for Transient ECG Signal Measurement
Zhongyun Yuan and Jun Dong Cho
Sungkyunkwan University, Korea ····· 84

Tuesday, November 6, 2012

Session 5

Analog and Mixed-Signal Circuits - 1

08:30~10:00 Regular Session 5 Ramada-1

Chair Karsten Leitis (Univ. of Applied Sciences Giessen-Friedberg, Germany)

[RS5-1] Current Equalization Scheme For Parallel Low-Dropout Regulators
Siddharth Katare and Narayanan Natarajan
Intel Technology India, India ····· 88

[RS5-2] A CMOS Voltage Reference Combining Body Effect with Switched-Current Technique
Ning REN, Hao ZHANG and Tsutomu YOSHIHARA
Waseda University, Japan ····· 92

[RS5-3] Design and Analysis of a Power-Efficient Cascode-Compensated Amplifier
Shafqat Ali, Steve Tanner and Pierre-André Farine
Swiss Federal Institute of Technology (EPFL), Switzerland ····· 96

[RS5-4] Spur Suppression in Frequency Synthesizer using Switched Capacitor Array
Debashis Mandal, Student Member, IEEE, Pradip Mandal, Member, IEEE, and Tarun Kanti Bhattacharyya
Indian Institute of Technology, India ····· 100

Session 6

Analog and Mixed-Signal Circuits - 2

13:30~15:00 Regular Session 6 Ramada-2

Chair Hung-Wen Lin (YuanZe University, Taiwan)

[RS6-1] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology
Jinsoo Rhim, Kwang-Chun Choi and Woo-Young Choi
Yonsei University, Korea ····· 104

[RS6-2] A Digitally Enhanced Low-Distortion Delta-Sigma Modulator for Wideband Application
Jae-Hyeon Shin, Kang-Il Cho, Gil-Cho Ahn
Sogang University, Korea ····· 108

[RS6-3] Digitizing the Feedback Signal in a Magnetic Field (AMR) Sensor System Using Delta Sigma Modulator Topology
Tommy Halim, Karsten Leitis
University of Applied Sciences Giessen-Friedberg Friedberg, Germany ····· 112

[RS6-4] A DLL-Based FSK Demodulator for 5.8GHz DSRC/ETC RF Receiver
Hung-Wen Lin, Hsin-Lin Hu, Wu-Wei Lin
YuanZe University, Taiwan ····· 116

Session 7

Analog and Mixed-Signal Circuits - 3

15:30~17:00 Regular Session 7 Ramada-2

Chair Jongsun Kim (Hongik University, Korea)

[RS7-1] Signal–Dependent Analog–to–Digital Converter Based on MINIMAX Sampling
Igors HOMJAKOVS, Masanori HASHIMOTO, Takao ONOYE
Osaka University, Japan
Tetsuya HIROSE
Kobe University, Japan ····· 120

[RS7-2] A 10b 1MS/s–to–10MS/s 0.11um CMOS SAR ADC for Analog TV Applications
Sang-Pil Nam, Yong-Min Kim, Dong-Hyun Hwang, Hyo-Jin Kim, Tai-Ji An, Jun-Sang Park, Suk-Hee Cho, Gil-Cho Ahn, and Seung-Hoon Lee
Sogang University, Korea ····· 124

[RS7-3] A Programmable Delay–Locked Loop Based Clock Multiplier
Sungken Lee, Geontae Park, Hyungtak Kim, and Jongsun Kim
Hongik University, Korea ····· 128

[RS7-4] A Wide Dynamic Range CMOS Image Sensor Based on a New Gamma Correction Technique
Yeonseong Hwang, Jangwoo Lee, Daeyun Kim and Minkyu Song
Dongguk Univ., Korea ····· 131

Session 8

SoC Design Methodology

13:30~15:00 Regular Session 8 Ramada-3

Chair Youhua Shi (Waseda University, Japan)

[RS8-1] Energy–efficient High–level Synthesis for HDR Architectures with Clock Gating
Hiroyuki Akasaka, Masao Yanagisawa, Nozomu Togawa
Waseda University, Japan ····· 135

[RS8-2] Energy–Aware SA–based Instruction Scheduling for Fine–Grained Power–Gated VLIW Processors
Mitsuya UCHIDA
Ritsumeikan University, Japan
Ittetsu TANIGUCHI, Hiroyuki TOMIYAMA, and Masahiro FUKUI
Ritsumeikan University, Japan ····· 139

[RS8-3] Die Matching Algorithm for Enhancing Parametric Yield of 3D Ics
Sangdo Park and Taewhan Kim
Seoul National University, Korea ····· 143

[RS8-4] Thermal–aware Body Bias Modulation for High Performance Mobile Core
Chungki Oh, Hyung-Ock Kim, Jun Seomun, Wook Kim, Jaehan Jeon, Kyung-Tae Do, Hyo-Sig Won, and Kee Sup Kim
Samsung Electronics Co., Ltd., Korea ····· 147

[RS8-5] A Synthesis Algorithm for Customized Heterogeneous Multi-processors
Rahim Soleymanpour
University of Tehran, Iran
Siamak Mohammadi
University of Tehran, Iran
Hamed Rajabi
Shomal University, Iran ····· 151

Session 9

SoC Design Methodology

15:30~17:00 Regular Session 9 Ramada-3

Chair Kyung Ki Kim (Daegu University, Korea)

[RS9-1] Dynamically Changeable Secure Scan Architecture against Scan-Based Side Channel Attack
Yuta Atobe, Youhua Shi, Masao Yanagisawa, and Nozomu Togawa
Waseda University, Japan ····· 155

[RS9-2] A Memetic Quantum-Inspired Evolutionary Algorithm for Circuit Bipartitioning Problem
Dongwoo Lee, Junwhan Ahn, and Kiyoung Choi
Seoul National University, Korea ····· 159

[RS9-3] Performance Aware Partitioning for 3D-SOCs
Amit Kumar Sudhakar M. Reddy
University of Iowa, USA
Bernd Becker
Albert Ludwigs University, Germany
Irith Pomeranz
Purdue University, USA ····· 163

[RS9-4] Hybrid Mesh-Ring Wireless Network on Chip for Multi-Core System
Mohamed A. Abd El Ghany*, Mohamed A. Wanas and Mohamed Zaki
German University in Cairo, Egypt, Darmstadt University Germany*
German University in Cairo, Germany ····· 167

[RS9-5] Design of H.264 Video Encoder with C to RTL Design Tool
Sangchul Kim, Hyunjin Kim, Taeil Chung, Jin-Gyeong Kim
LG Electronics Inc., Korea ····· 171

Session 10

SoC Testing and Verification

13:30~15:00 Regular Session 10 Ramada-4

Chair Jun-Dong Cho (Sungkyunkwan University, Korea)

[RS10-1] Practical and Efficient SOC Verification Flow by Reusing IP Testcase and Testbench
HU Zhaohui, Arnaud PIERRES,HU Shiqing, Chen Fang, Philippe ROYANNEZ, Eng Pek SEE,Yean Ling HOON
ST-Ericsson, ····· 175

[RS10-2] Testing the Fleischer–Laker Switched–Capacitor Biquad Using the Diagnosis–After–Test Procedure
Shao-Feng Hung, Long-Yi Lin, and Hao-Chiao Hong
National Chiao Tung University, Taiwan ····· 179

[RS10-3] Integration of Dual Channel Timing Formatter System for High Speed Memory Test Equipment
Jaeseok Park, Ingeol Lee, Young-Seok Park, Sung-Geun Kim, Kyung Ho Ryu, Dong-Hoon Jung, Kangwook Jo, Choong Keun Lee, Hongil Yoon, Seong-Ook Jung, Woo-Young Choi and Sungho Kang
Yonsei University, Korea ····· 185

[RS10-4] Error Injection & Correction : An Efficient Formal Logic Restructuring Algorithm
Ching-Yi Huang, Daw-Ming Lee, Chun-Chi Lin, and Chun-Yao Wang
National Tsing Hua University, Taiwan ····· 188

Signal Integrity/Interconnect Modeling

[RS10-5] An On–chip TSV Emulation Using Metal Bar Surrounded by Metal Ring to Develop Interface Circuits
Il-Min Yi(1), Seung-Jun Bae(3), Young-Soo Sohn(3), Jae-Yoon Sim1 and Hong-June Park(1)(2)
(1)Department of Electronic and Electrical Engineering
(2)POSTECH, Korea
(3)SAMSUNG ELECTRONICS, CO., LTD., Korea ····· 192

Session 11

Embedded Memories

15:30~17:00 Regular Session 11 Ramada-4

Chair Tony (Tae Hyoung) Kim (Nanyang Technological University, Singapore)

[RS11-1] Design of Logic–Compatible Embedded DRAM using Gain Memory Cell
Weijie Cheng, Jeong-Wook Cho, and Yeonbae Chung
Kyungpook National University, Korea ····· 196

[RS11-2] NBTI/PBTI–Aware Wordline Voltage Control with No Boosted Supply for Stability Improvement of Half–Selected SRAM Cells
Zhao Chuan Lee, Kim Ming Ho, Zhi Hui Kong, and Tony T. Kim
Nanyang Technological University, Singapore ····· 200

Embedded System Software

[RS11-3] Task Mapping Techniques for Embedded Many–core SoCs
Junya Kaida (1) Takuji Hieda (1) Ittetsu Taniguchi (1) Hiroyuki Tomiyama (1)
Yuko Hara-Azumi (2) Koji Inoue (3)
(1) Ritsumeikan University, Japan
(2) Nara Institute of Science and Technology, Japan
(3) Kyushu University, Japan ····· 204

[RS11-4] Dynamic Load Balancing Algorithm for System on Chip
Shinwon Lee, V.Meka, Mingu Jeon, Nagoo Sung, Jeongnam Youn
Samsung Electronics, Korea ····· 208

[RS11-5] A study of Mobile Optical Image Stabilization System for Mobile Camera

Seung-Kwon Lee
DongwoonAnatech.Co.Ltd., Korea
In-Ho Kook
DongwoonAnatech.Co.Ltd., Korea
Jin-Hyeung Kong
Kwangwoon university, Korea ····· 212

Session 12

Communication SoCs

13:30~15:00 Regular Session 12 Mara

Chair Jin-Gyun Chung (Chonbuk National University, Korea)

[RS12-1] 7.7Gbps Encoder Design for IEEE 802.11n/ac QC-LDPC Codes
Yongmin Jung, Chulho Chung and Jaeseok Kim
Yonsei University, Korea
Yunho Jung
Korea Aerospace University, Korea ····· 215

[RS12-2] Low Complexity Full Parallel Multi-Split LDPC Decoder Reusing Sign Wire of Row Processor
Byung Jun Choi, Jae Do Lee and Myung Hoon Sunwoo
Ajou University, Korea
Xinmiao Zhang ····· 219
Case Western Reserve University, USA

[RS12-3] Low-Latency Area-Efficient Decoding Architecture for Shortened Reed-Solomon Codes
Hoyoung Yoo, Youngjoo Lee and In-Cheol Park
KAIST, Korea ····· 223

[RS12-4] Design of Low-Power High-Radix Switch Fabric with Partially-Activated Input and Output Lines
Jihyun Ryoo, Seuk Son, and Jaeha Kim
Seoul National University, Korea ····· 227

[RS12-5] Efficient IFFT Architecture Design for OFDM Applications
In-Gul Jang & Dae-Ho Kim
Research Institute, Korea
Ho-Yun Yi & Jin-Gyun Chung
Chonbuk National University, Korea
Kyung-Ju Cho
Wonkwang University, Korea ····· 231

Session 13

Microprocessor and DSP Architectures

15:30~17:00 Regular Session 13 Mara

Chair Byeong Kil Lee (University of Texas, San Antonio, USA)

[RS13-1] Configuration Memory Size Reduction of a Dynamically Reconfigurable Processor Based on

a Register-Transfer-Level Packet Data Transfer Scheme
Yoshichika Fujioka
Hachinohe Institute of Technology, Japan
Michitaka Kameyama
Tohoku University, Japan ····· 235

[RS13-2] Parallel and Digit-Serial Implementations of Area- Efficient 3-Operand Decimal Adders
Tso-Bing Juang
National Pingtung Institute of Commerce, Taiwan
Hsin-Hao Peng, and Han-Lung Kuo
National Pingtung Institute of Commerce, Taiwan ····· 239

[RS13-3] Performance Hotspot Based CUDA Acceleration
Fahian Ahmed, Byeong Kil Lee
The University of Texas at San Antonio, USA
Bum Joo Shin
Pusan National University, Korea
Duk Soo Son, Young Choon Woo, Wan Choi
ETRI, Korea ····· 243

[RS13-4] Performance and Energy-Efficiency Analysis of Hybrid Cache Memory based on SRAM-MRAM
Byung-Min Lee, Gi-Ho Park
Sejong University, Korea ····· 247

Special Session

ISOCC2012

Monday, November 5, 2012

Invited

Electronics for Mm-wave and THz Technologies

13:30~17:00 Invited Ramada-1

Chair Woo-Young Choi(Yonsei University, Korea)

[Invited 1] Si-based D-band Frequency Conversion Circuits
Dong-Hyun Kim, Jongwon Yun, and Jae-Sung Rieh
Korea University, Korea ····· 251

[Invited 2] Terahertz Image Sensors Using CMOS Schottky Barrier Diodes
Ruonan Han
Cornell University, USA
Yaming Zhang, Youngwan Kim, Dae Yeon Kim, Hisashi Shichijo, Kenneth K. O
University of Texas at Dallas, USA ····· 254

[Invited 3] Development of Millimeter-wave CMOS Power Amplifiers at National Taiwan University
Kun-You Lin, Tian-Wei Huang, and Huei Wang
National Taiwan University, Taiwan····· 258

[Invited 4] InP HBT Voltage Controlled Oscillator for 300-GHz-Band Wireless Communications
Jae-Young Kim, Ho-Jin Song, Katsuhiro Ajito, Makoto Yaita, and Naoya Kukutsu
NTT Corporation, Japan ····· 262

[Invited 5] SiGe BiCMOS Technology for mm-Wave Systems
H. Rücker and B. Heinemann
IHP, Germany····· 266

Session 1

Advancements of Emerging CMOS Technologies

13:30~15:00 Special Session 1 Ramada-2

Chair Prof. Ka Lok Man(Xi'an Jiaotong-Liverpool University, China)

[SS1-1] Transmitter Antennas for Wireless Capsule Endoscopy
Eng Gee Lim, Zhao Wang, Fang Zhou Yu, Tammam Tillo, Ka lok Man
Xi' an Jiaotong-Liverpool University, China

Jing Chen Wang, Meng Zhang
Xi’ an Jiaotong University, China ····· 269

[SS1-2] A Loosely-coupled Binding Model for Wireless Sensor Networks
Danny Hughes[(1)], Ka Lok Man[(2)], Zhun Shen[(2)] and Kyung Ki Kim[(3)]
[(1)] IBBT-DistriNet, KU Leuven, Belgium
[(2)] Xi’ an Jiaotong-Liverpool University, China
[(3)] Daegu University, Korea····· 273

[SS1-3] An Efficient History-Based Routing Algorithm for Interconnection Networks
Sanaz Rahimi Moosavi[(1)], Chia-Yuan Chang1, Amir-Mohammad Rahmani1[(2)], Juha Plosila1, Ka Lok Man[(3)(4)(5)], Taikyeong T. Jeong[(4)], Eng Gee Lim[(3)]
[(1)]University of Turku, Finland
[(2)]Turku Centre for Computer Science (TUCS), Finland
[(3)]Xi’ an Jiaotong-Liverpool University, China
[(4)]Myongji University, South Korea
[(5)]Baltic Institute of Advanced Technology, Lithuania ····· 277

[SS1-4] Partial-LastZ: An Optimized Hybridization Technique for 3D NoC Architecture Enabling Adaptive Inter-Layer Communication
Amir-Mohammad Rahmani1[(2)], Pasi Liljeberg[(1)], Juha Plosila[(1)], Ka Lok Man[(3)(4)(5)], Youngmin Kim[(6)], and Hannu Tenhunen[(1)]
[(1)]University of Turku, Finland
[(2)]Turku Centre for Computer Science (TUCS), Finland
[(3)]Xi’ an Jiaotong-Liverpool University, China
[(4)]ASIC LAB, Myongji University, Lithuania
[(5)]Baltic Institute of Advanced Technology, Lithuania
[(6)]UNIST, Korea····· 281

[SS1-5] Assuring System Reliability in Wireless Sensor Networks Via Verification and Validation
Zhun Shen, Ka Lok Man
Xi’ an Jiaotong-Liverpool University, China
Myongji University, Korea
Baltic Institute of Advanced Technology, Lithuania
Chi-Un Lei
The University of Hong Kong, Hong Kong
Eng Gee Lim
Xi’ an Jiaotong-Liverpool University, China
Joongho Choi
University of Seoul, South Korea····· 285

Session 2

Advanced Signal Processing in Communication

13:30~15:00 Special Session 2 Ramada-3

Chair Dr. Chen Yun(ASIC and System State Key Laboratory of China, Fudan University, Shanghai, China)

[SS2-1] A Multi-core Mapping implementation of 3780-point FFT

Enle Chen, Yun Chen, Yizhi Wang, Chen Chen, Xiaoyang Zeng
Fudan University, China ····· 289

[SS2-2] Application-Specific Instruction-Set Processor Design Methodology for Wireless Image Transmission Systems
Tsuyoshi Isshiki, Hao Xiao, Hsuan-Chun Liao, Dongju Li, Hiroaki Kunieda
Tokyo Institute of Technology, Japan ····· 293

[SS2-3] Design and Implementation of a Video Display Processing SoC For Full HD LCD TV
Hongbin Sun*, Longjun Liu, Qiubo Chen, Baolu Zhai and Nanning Zheng
Xi' an Jiaotong University, China ····· 297

[SS2-4] A Smart Platform with Cognitive techniques for Narrowband Power Line Communication
Yan Zhao, Qingqing Yang, Xiaofang Zhou
Fudan University, China
Nianrong Zhou, Yufeng Cui
Yunnan Electric Power Test & Research Institute Group Co., Ltd., China ····· 301

[SS2-5] A Low Cost Soft Mapper for Turbo Equalization with High Order Modulation
Licai Fang(1), Qinghua Guo(1)(2), Defeng (David) Huang, Sven Nordholm(3)
(1)the University of Western Australia, Australia
(2) the University of Wollongong, Australia
(3) Curtin University, Australia ····· 305

Session 3

Camera and CMOS Image Sensor Technologies

13:30~15:00 Special Session 3 Ramada-4

Chair Dr. Tae-Chan Kim(Samsung Electronics Co.)

Co-Chair Prof. Hyunchul Shin(Hanyang University)

[SS3-1] Perspectives on 3D ToF SensorSoC Integration for User Interface Application
Tae-Yon Lee, Jung-Kyu Jung, Dong-Ki Min and Yoondong Park, Kwanghyuk Bae and Tae-Chan Kim
Samsung Electronics Co., Ltd., Korea ····· 309

[SS3-2] Face Detection Based on Chrominance and Luminance for Simple Design
Youngjin Kim, Sungkwang Cho, Byungjoon Back, Taechan Kim
Samsung Electronics, Korea ····· 313

[SS3-3] Sensitivity Improvement in FSI CIS using the M1ToP Smart Process Technique
Manlyun Ha, Sun Choi, DongHun Cho, Hosoo Kim, Jungyeon Cho, Youngsun Oh, Jongman Kim, Sangwon Yoon, Changhoon Choi, Juneseok Lee, Juil Lee, Joon Hwang
Dongbu HiTek, Korea ····· 317

[SS3-4] Pixel Design and Photodiode Process Technology for Image Sensor Applications

Minkyu Kang, Hoon Jang, Sunjae Hwang, Soeun Park, Sanghwa Kim, Hosoon Ko, Changhun Han, Joon Hwang
Dongbu HiTek Co., Ltd., Korea ····· 320

[SS3-5] Pedestrian Detection and Tracking Using Deformable Part Models and Kalman Filtering
Shubham Mittal, Twisha Prasad, Suraj Saurabh
IIT Guwahati, India
Xue Fan, Hyunchul Shin
Hanyang University, Korea ····· 324

[SS3-6] Improved Nonlocal Means Denoising for Images with Tone Gradients
Alexander Getman, Se-Hwan Yun, Tae-Chan Kim
Samsung Electronics, Korea ····· 328

Session 4

Implementation of channel coding

13:30~15:00 Special Session 4 Mara

Chair Prof. Yeong-Luh Ueng(National Tsing Hua University, Hsinchu, Taiwan, R.O.C)

[SS4-1] A Low-Cost Architecture for Multi-Mode Reed- Solomon Decoder
Yun Chen, Yuebin Huang, Wei Meng, Zhiyi Yu, and Xiaoyang Zeng
Fudan University, China ····· 332

[SS4-2] High-Throughput Turbo Decoder Design with New Interconnection Network for LTE/LTE-A System
Jen-Yu Hou, Tsao-Shuan Lee and Pei-Yun Tsai
National Central University, Taiwan ····· 335

[SS4-3] Efficient EMS decoding for Non-Binary LDPC Codes
Leixin Zhou, Jin Sha, Zhongfeng Wang, Senior Member, IEEE
Nanjing University, China ····· 339

[SS4-4] A 516Mb/s 0.2nJ/bit/iter Variable-Block-Size Turbo Decoder for 3GPP LTE-A System
Chi-Hsuan Hsieh, Ming-Yong Lee, and Yuan-Hao Huang
National Tsing-Hua University, Taiwan ····· 343

[SS4-5] A Study Into High-Throughput Decoder Architectures For High-Rate LDPC Codes
Yeong-Luh Ueng, Chung-Chao Cheng
National Tsing Hua University, Taiwan ····· 347

Tuesday, November 6, 2012

Session 5

Low Power and Reliable Design for Multimedia Mobile Applications

08:30~10:00 Special Session 5 Ramada-2

Chair Prof. Ken Choi(Illinois Institute of Technology, Chicago, USA)

[SS5-1] Circuit Design for Carbon Nanotube Field Effect Transistors
Haiqing Nan Wei Wang and Ken Choi
Intel Mobile Communications, USA ····· 351

[SS5-2] Refinement Of Depth Maps Generated By Low-Cost Depth Sensors
Krishna Rao Vijayanagar, Maziar Loghman, Joohee Kim
Illinois Institute of Technology, USA ····· 355

[SS5-3] An Efficient Dual-Supply Design for Low-Power Mobile Systems
Hoi-Jin Lee(1), Youngmin Shin(1), Jae Cheol Son(1), Tae Hee Han(2), Bai-Sun Kong(2)
(1) Samsung Electronics, Korea
(2) Sungkyunkwan University, Korea ····· 359

[SS5-4] Real-time digital image stabilization using motion sensors for search range reduction
Jun Hoe Heo, Jong Hak Kim, Dong Hun Lee, Yong Han Kim and Jun Dong Cho
SungKyunKwan University, Korea ····· 363

[SS5-5] High Energy Efficient Ultra-low Voltage SRAM Design: Device, Circuit, and Architecture
Tony T. Kim, Bo Wang, and Anh Tuan Do
Nanyang Technological University, Singapore ····· 367

Session 6

Ultra low-power techniques for implantable bioelectronics

08:30~10:00 Special Session 6 Ramada-3

Chair Dr. Anh Tuan Do (Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore)

[SS6-1] A Novel Analog-to-Residue Converter for Biomedical DSP Application
Di Zhu, Qi Huang, Zhao Chuan Lee, Yuanjin Zheng and Liter Siek
Nanyang Technological University, Singapore ····· 371

[SS6-2] CMOS-MEMS CAPACITIVE SENSORS FOR INTRA-CRANIAL PRESSURE MONITORING: SENSOR FABRICATION & SYSTEM DESIGN
Arup K George (1)(2), Wai Pan Chan1, Margarita Sofia Narducci1, Zhi Hui Kong(2) and Minkyu Je1
(1)Institute of Microelectronics, A*STAR, Singapore

[2]Nanyang Technological University, Singapore ····· 375

[SS6-3] An Optimum RF Link for Implantable Devices with Rectification of Transmission Errors
Zhong Qiang Ding and Kiat Seng Yeo
Nanyang Technological University, Singapore ····· 379

[SS6-4] A 57~66GHz CMOS Voltage-Controlled Oscillator using Tunable Differential Inductor
Wang Haitao, Yeo Kiat Seng, Do Anh Tuan, Tan Yung Sern
Nanyang Technological University, Singapore
Kang Kai
University of Electronic Science and Technology of China, China
Lu Zhenghao
Suzhou University, China ····· 383

[SS6-5] Low Power Implantable Neural Recording Front-End
Anh Tuan Do[1], YungSern Tan[1], Chunkit Lam[1], Minkyu Je[2] and Kiat Seng Yeo[1].
[1] Nanyang Technological University, Singapore.
[2]Institute of Microelectronics, A*STAR, Singapore ····· 387

Session 7

Practical solutions to the challenges of very high integrated SoCs

08:30~10:00 Special Session 7 Ramada-4

Chair Prof. Byeong Min(Samsung Electronics Co.)

[SS7-1] Millions to thousands issues through knowledge based SoC CDC Verification
Youngchan Lee, Namdo Kim, Jay B. Kim, Byeong Min
Samsung Electronics Co. Ltd., Korea····· 391

[SS7-2] Verification of Massive Advanced Node SoCs
DaeSeo Cha, HyunWoo Koh, NamPhil Jo, Jay B. Kim, Byeong Min, Karthik Kothandapani, Riccardo Oddone, Adam Sherer
Samsung Electronics Co., Ltd., Korea····· 395

[SS7-3] A Web Service for Automated IP/SoC Verification Using Computers on Network
Yeon-Ho Im, Seong-Hee Yim, Jay B. Kim
Samsung Electronics Co. Ltd., Korea····· 398

[SS7-4] System-level simulation acceleration for architectural performance analysis using hybrid virtual platform system
Kyuho Shim, Woojoo Kim, Kwang-Hyun Cho, Byeong Min
Samsung Electronics Co. Ltd., Korea ····· 402

[SS7-5] How to Automate Millions Lines of Top-level UVM Testbench and Handle Huge Register Classes
Namdo Kim, Young-Nam Yun, Young-Rae Cho, Jay B. Kim, Byeong Min
Samsung Electronics Co. Ltd., Korea····· 405

Poster Session

ISOCC2012

[Poster-1]

08:30~12:00 Lobby

Chair Kee-Won Kwon (Sungkyunkwan University, Korea)

Analog and Mixed-Signal Circuits

[PS1-1] A Leakage Reduced HVIC with Coarse–Fine UVLO
Sungpah Lee , Kunhee Cho, Minwoo Lee and Wookang Jin
Fairchild Semiconductor, Korea 408

[PS1-2] Low–offset comparator using capacitive selfcalibration
Lei SUN, and Kong-Pang PUN
The Chinese University of Hong Kong, China 412

[PS1-3] Design of LED Driver Using Digital Up/Down Counter
Jae-Hyoun Park*, Hyung-Do Yoon
Korea Electronics Technology Institute , Korea 415

[PS1-4] A High–speed Adaptive Linear Equalizer with ISI Level Detection using Periodic Training Pattern
Jin-Cheol Seo, Tae-Ho Kim, Taek-Joon An, Kwan Yoon, Jin-Ku Kang
Inha University, Korea 419

[PS1-5] A 60 to 200MHz SSCG with Approximate Hershey–Kiss Modulation Profile in 0.11μ m CMOS
Seung-Wook Oh[(1)], Hyung-Min Park[(2)], Joon-Hyup Seo[(1)], Jae-Young Jang[(1)], Gi-Yeol Bae[(1)] and Jin-Ku Kang[(1)]
Inha University, Korea[(1)]
Hyundai Autron, Korea[(2)] 423

[PS1-6] A Background Calibration Method for DAC Mismatch Correction in Multibit Sigma–Delta Modulators
Shafqat Ali, Steve Tanner and Pierre Andre Farine
Swiss Federal Institute of Technology (EPFL), Switzerland. 427

[PS1-7] Time–domain Temperature Sensor using Two Stage Vernier type Time to Digital Converter for Mobile Application
Minsoo Kang, Jinwook Burm
Sogang University, Korea 431

[PS1-8] A Design and Integration of Parametric Measurement Unit on to a 600MHz DCL
Edward Collins
Analog Devices Inc., USA
In-Seok Jung and Yong-Bin Kim
Northeastern University, USA
Kyung Ki Kim
Daegu University, Korea 435

Wireline & Wireless ICs (RF ICs)

[PS1-9] A Low Power CMOS Receiver Front-End for Long Term Evolution Systems
Kuang-Hao Lin, Member, IEEE, Tai-Hsuan Yang, and Jan-Dong Tseng, Senior Member, IEEE
National Chin-Yi University of Technology, Taiwan ····· 439

Communication SoCs

[PS1-10] A Low-Complexity Bio-Medical Signal Receiver for Wireless Body Area Network
Chih-Hung Lin[(1)], Robert Chen-Hao Chang[(1)(2)], Tz-Han Pang[(1)], and Kuang-Hao Lin[(3)]
[(1)] National Chung Hsing University, Taichung, Taiwan
[(2)]Nation Chip Implementation Center, Taiwan
[(3)] National Chin-Yi University of Technology, Taiwan ····· 443

[PS1-11] Multi-Function Unit for LED Lighting
Sehoon Yoo, Sehyun Song and Kichul Kim
The University of Seoul, Korea
Chanwoo Park and Jungchul Gong
CDS Power IC Group
Samsung Electro-Mechanics Co. Ltd., Korea ····· 447

[PS1-12] An Ultra High-Speed Time-Multiplexing Reed- Solomon-based FEC Architecture
Jeong-In Park, Jewong Yeon, Seung-Jun Yang, and Hanho Lee
Inha University, Korea ····· 451

Analog and Mixed-Signal Circuits

[PS1-13] An 880 / 1760 MHz Tunable Bandwidth Active RCLow-pass Filter using High Gain Amplifier
Sanghoon Park and Kwangho Ahn
KETI, Korea
Kijin Kim
KAIST, Korea ····· 455

[Poster-2]

13:30~17:00 Lobby

Chair Kee-Won Kwon (Sungkyunkwan University, Korea)

Embedded Memories

[PS2-1] A 28nm 6T SRAM memory compiler with a variation tolerant replica circuit
Sharad Gupta, Parvinder Kumar Rana
Texas Instruments India Pvt. Ltd., India ····· 458

[PS2-2] Verification of an Efficient Match-Line Sense Amplifier for the High Frequency Search Operation
Gun Sang Park Hyun Jin Choi T.NagaKarthik Jun Rim Choi
Kyungpook National University, Korea ····· 462

Low Power Design Techniques

[PS2-3] Multi-Phase Sleep Signal Modulation for Mode Transition Noise Mitigation in MTCMOS Circuits
Hailong Jiao and Volkan Kursun
The Hong Kong University of Science and Technology, Hong Kong 466

[PS2-4] Proposal of a New Ultra Low Leakage 10T Sub threshold SRAM Bitcell
Anis FEKI[(1)(2)] Member IEEE, Bruno ALLARD[(2)] Senior Member IEEE, David TURGIS[(1)], Jean-Christophe LAFONT[(1)] and Lorenzo CIAMPOLINI[(1)], Member IEEE
[(1)] STMicroelectronics, France
[(2)] University of Lyon, France 470

[PS2-5] Temperature-Aware Energy Minimization of 3D-Stacked L2 DRAM Cache through DVFS
Woojin Yun and Jongpil Jung
KAIST, Korea
Kyungsu Kang
EPFL, Switzerland
Chong-Min Kyung
KAIST, Korea 475

[PS2-6] Impact of fin thickness and height on Read Stability / Write Ability in Tri-Gate FinFET based SRAM
Junha Lee, Hanwool Jeong, Younghwi Yang, Jisu Kim and Seong-Ook Jung
Yonsei University, Korea 479

Power Electronics (Energy Harvesting)

[PS2-7] High efficiency multi-channel LED driver based on SIMO switch-mode converter
Luchen Yu, Yuan Zhu, Minjie Chen, T.Yoshihara
Waseda University, Japan 483

[PS2-8] Low Power Consumption for Detecting Current Zeroof Synchronous DC-DC Buck Converter
Xuan-Dien Do, Seok-Kyun Han, and Sang-Gug Lee
KIST, Korea 487

Multimedia (A/V) SoCs

[PS2-9] An efficient JPEG decoding and scaling methodfor digital TV platforms
Taeyoung Lee, Cheulhee Hahm, Gunyoung Bae, Byunghoan Chon and Kangwook Chun
Samsung Electronics Co., Ltd., Korea 491

[PS2-10] Design of multi-core rasterizer for parallel processing
Jung-yong Lee, Hoon Heo, Kwang-yeob Lee
Seokyeong University, Korea
Yong Seo Koo
Dankook University, Korea 494

[PS2-11] LOW-COMPLEXITY FRAME SCHEDULER USING SHARED FRAME MEMORY FOR MULTI-VIEW VIDEO CODING
Minsu Choi, Jinsang Kim, Ik Joon Chang and Won-Kyung Cho
Kyung Hee University, Korea 498

[PS2-12] Development of a Verification Platform for Intelligent Surveillance Camera Systems
Su-Hyun Lee and Yong-Jin Jeong
Kwangwoon University, Korea 503

[PS2-13] Traffic sign detection and identification using SURF algorithm and GPGPU
Dajun Ding, Jihwan Yoon, Chanho Lee
Soongsil University, Korea 506

SoC Design Methodology

[PS2-14] FPGA Implementation of Stereoscopic Image Proceesing Architecture base on the Gray-Scale Projection
Hi-Seok Kim, Sea-Ho Kim, Won-Ki Go,
Cheongju University, KOREA
Sang-Bock Cho
University of Ulsan, KOREA ····· 509

[PS2-15] One-Chip Multi-Output SMPS Using a Shared Digital Controller and a Pseudo Relaxation Oscillating Technique
Young-Kyun Park, Ji-Hoon Lim, Jae-Kyung Wee# and Inchae Song
Soongsil University, Korea ····· 513