2012 15th Euromicro Conference on Digital System Design

(DSD 2012)

Cesme, Izmir, Turkey
5 – 8 September 2012

IEEE

IEEE Catalog Number: CFP12291-PRT
ISBN: 978-1-4673-2498-4

15th Euromicro Conference on Digital System Design

DSD 2012

Table of Contents

Message from General Chair.....xviii
Message from Program Chair.....xix
Organizing Committee.....xxi
Program Committee.....xxiii
Reviewers.....xxvii
Keynotes.....xxviii

FTDSD - 1: Fault Tolerance in Digital System Design

Impact of Duty Factor, Stress Stimuli, and Gate Drive Strength on Gate Delay Degradation with an Atomistic Trap-Based BTI Model 1
Halil Kukner, Pieter Weckx, Praveen Raghavan, Ben Kaczer, Francky Catthoor, Liesbet Van Der Perre, Rudy Lauwereins, and Guido Groeseneken

Architecture and Design Analysis of a Digital Single-Event Transient/Upset Measurement Chip 8
Varadan Savulimedu Veeravalli, Thomas Polzer, Andreas Steininger, and Ulrich Schmid

Accurate Estimation of Leakage Power Variability in Sub-micrometer CMOS Circuits 18
Omid Assare, Mahmoud Momtazpour, and Maziar Goudarzi

MORPS - 1: Monitoring and Reconfiguration of Parallel Systems

reMORPH: A Runtime Reconfigurable Architecture 26
Kolin Paul, Chinmaya Dash, and Mansureh Shahraki Moghaddam

Designing a High Performance and Reliable Networks-on-Chip Using Network Interface Assisted Routing Strategy 34
Khalid Latif, Amir-Mohammad Rahmani, Tiberiu Seceleanu, and Hannu Tenhunen

A Scalable Monitoring Infrastructure for Self-Organizing Many-Core Architectures 42
David Kramer and Wolfgang Karl

SHES - 1: System, Hardware, and Embedded Software Design and Automatic Synthesis

On the Design of Configurable Modulo 2n±1 Residue Generators 50
Constantinos Efstathiou, Nikos Moschopoulos, Kostas Tsoumanis, and Kiamal Pekmestzi

Projected Don't Cares 57
Anna Bernasconi, Valentina Ciriani, Gabriella Trucco, and Tiziano Villa

SUT-RNS Residue-to-Binary Converters Design 65
Vassalos Evangelos, Bakalis Dimitris, and Haridimos T. Vergos

FTDSD - 2: Fault Tolerance in Digital System Design

Automated Generation of Built-In Self-Repair Architectures for Random Logic SoC Cores 73
Roland Dobai, Marcel Balaz, and Maria Fischerova

Miscellaneous Types of Partial Duplication Modifications for Availability Improvements 79
Martin Kohlík, Jaroslav Borecký, and Hana Kubátová

Reliability of Task Execution During Safe Software Processing 84
Peter Raab, Stefan Krämer, Jürgen Mottok, and Stanislav Racek

ET - 1: Important Issues Introduced by Emerging Technologies

Power Optimization Opportunities for a Reconfigurable Arithmetic Component in the Deep Submicron Domain 90
Dimitris Bekiaris and George Economakos

OWQS: One-Way Quantum Computation Simulator 98
Eesa Nikahd, Mahmoobeh Houshmand, Morteza Saheb Zamani, and Mehdi Sedighi

EPDSD - 1: European Projects in DSD

The ACROSS MPSoC – A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems 105
Christian El Salloum, Martin Elshuber, Oliver Höftberger, Haris Isakovic, and Armin Wasicek

From Scilab to High Performance Embedded Multicore Systems: The ALMA Approach 114
Juergen Becker, Timo Stripf, Oliver Oey, Michael Huebner, Steven Derrien, Daniel Menard, Olivier Sentieys, Gerard Rauwerda, Kim Sunesen, Nikolaos Kavvadias, Kostas Masselos, George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Dimitrios Kritharidis, Nikolaos Mitas, and Diana Goehringer

Poster Session - 1

FPGA Based Real-Time Tracking Approach with Validation of Precision and Performance 122
Alexander Bochem, Kenneth B. Kent, and Rainer Herpers

Analyzing Bus Load Data Using an FPGA and a Microcontroller 128
Marcel Dombrowski, Kenneth B. Kent, Yves Losier, Adam Wilson, and Rainer Herpers

On the Development of a Runtime Reconfigurable Multicore System-on-Chip 132
Andrea Cazzaniga, Gianluca Durelli, Christian Pilato, Donatella Sciuto, and Marco D. Santambrogio

Resilient Adaptive Algebraic Architecture for Parallel Detection and Correction of Soft-Errors 136
Fabio Itturriet, Ronaldo Ferreira, Gustavo Girão, Gabriel Nazar, Alvaro Moreira, and Luigi Carro

Improving the Soft Error Resilience of the Register Files Using SRAM Bitcells with Built-In Comparators 140
Mehmet Kayaalp, Fahrettin Koc, and Oguz Ergin

Vulnerability Analysis for Custom Instructions 144
Ali Azarpeyvand, Mostafa E. Salehi, and Sied Mehdi Fakhraie

A Three-Dimensional Integrated Accelerator 148
Farhad Mehdipour, Krishna C. Nunna, Koji Inoue, and Kazuaki J. Murakami

Algorithm Parallelism Estimation for Constraining Instruction-Set Synthesis for VLIW Processors 152
Roel Jordans, Rosilde Corvino, and Lech Józwiak

AHSA - 1: Architectures and Hardware for Security Applications

An Easy-to-Design PUF Based on a Single Oscillator: The Loop PUF 156
Zouha Cherif, Jean-Luc Danger, Sylvain Guilley, and Lilian Bossuet

No Principal Too Small: Memory Access Control for Fine-Grained Protection Domains 163
Eugen Leontie, Gedare Bloom, Bhagirath Narahari, and Rahul Simha

Hardware Strengthening a Distributed Logging Scheme 171
Jo Vliegen, Karel Wouters, Christian Grahn, and Tobias Pulls

Trojan Immune Circuits Using Duality 177
Yousra Alkabani

MORPS - 2: Monitoring and Reconfiguration of Parallel Systems

Semi-distributed Control for FPGA-based Reconfigurable Systems 185
Chiraz Trabelsi, Samy Meftali, and Jean-Luc Dekeyser

FPGA-based Neural Network for Nonuniformity Correction on Infrared Focal Plane Arrays 193
Nicolás Celedón, Rodolfo Redlich, and Miguel Figueroa

MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip 201
Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, and Hannu Tenhunen

Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm 208
Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen

EPDSD - 2: European Projects in DSD

ASAM: Automatic Architecture Synthesis and Application Mapping 216
Lech Jozwiak, Menno Lindwer, Rosilde Corvino, Paolo Meloni, Laura Micconi, Jan Madsen, Erkan Diken, Deepak Gangadharan, Roel Jordans, Sebastiano Pomata, Paul Pop, Giuseppe Tuveri, and Luigi Raffo

Controlling Hardware Synthesis with Aspects 226
João M.P. Cardoso, Tiago Carvalho, José G.F. Coutinho, Pedro C. Diniz, Zlatko Petrov, and Wayne Luk

FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration 234
D. Pnevmatikatos, T. Becker, A. Brokalakis, K. Bruneel, G. Gaydadjiev, W. Luk, K. Papadimitriou, I. Papaefstathiou, O. Pell, C. Pilato, M. Robart, M.D. Santambrogio, D. Sciuto, D. Stroobandt, and T. Todman

FTDSD - 3: Fault Tolerance in Digital System Design

Energy-Aware Fault-Tolerant Network-on-Chips for Addressing Multiple Traffic Classes 242
Syed M.A.H. Jafri, Liang Guang, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen

Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA 250
Jan Kastil, Martin Straka, Lukas Miculka, and Zdenek Kotasek

Activity Migration in M-of-N-Systems by Means of Load-Balancing 258
Markus Ulbricht, Heinrich Theodor Vierhaus, and Tobias Koal

Protecting an Asynchronous NoC against Transient Channel Faults 264
Syed Rameez Naqvi, Varadan Savulimedu Veeravalli, and Andreas Steininger

On Distribution and Impact of Fault Effects at Real-Time Kernel and Application Levels 272
Josef Strnadel and František Slimaríik

Exploiting Bus Level and Bit Level Inactivity for Preventing Wire Degradation due to Electromigration 280
Mehmet Kayaalp, Fahrettin Koc, and Oguz Ergin

SoC & NoC - 1: Systems and Networks on Chip

A Heuristic Energy-Aware Approach for Hard Real-Time Systems on Multi-core Platforms 288
Da He and Wolfgang Mueller

ONC3: All-Optical NoC Based on Cube-Connected Cycles with Quasi-DOR Algorithm 296
Meisam Abdollahi, Mohammad Khavari Tavana, Somayyeh Koohi, and Shaahin Hessabi

Architecture Support and Comparison of Three Memory Consistency Models in NoC Based Systems 304
Abdul Naeem, Axel Jantsch, and Zhonghai Lu

A Simple On-Chip Optical Interconnection for Improving Performance of Coherency Traffic in CMPs 312
Sandro Bartolini and Paolo Grani

High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing 319
S. Bhandari, S. Subbaraman, S. Pujari, F. Cancare, F. Bruschi, M.D. Santambrogio, and P.R. Grassi

EPDSD - 3: European Projects in DSD

The Seat Adaptation System of REFLECT Project: Implementation of a Biocybernetic Loop in an Automotive Environment 327
Gian Mario Bertolotti, Andrea Cristiani, Remo Lombardi, and Nikola Serbedzija

The DeSyRe Project: On-Demand System Reliability 335
I. Sourdis, C. Strydis, C.S. Bouganis, B. Falsafi, G.N. Gaydadjiev, A. Malek, R. Mariani, D. Pnevmatikatos, D.K. Pradhan, G. Rauwerda, K. Sunesen, and S. Tzilis

FASTCUDA: Open Source FPGA Accelerator & Hardware-Software Codesign Toolset for CUDA Kernels 343
Iakovos Mavroidis, Ioannis Mavroidis, Ioannis Papaefstathiou, Luciano Lavagno, Mihai Lazarescu, Eduardo de la Torre, and Florian Schäfer

COMPLEX: COdesign and Power Management in PLatform-Based Design Space EXploration 349
Kim Grüttner, Philipp A. Hartmann, Kai Hylla, Sven Rosinger, Wolfgang Nebel, Fernando Herrera, Eugenio Villar, Carlo Brandolese, William Fornaciari, Gianluca Palermo, Chantal Ykman-Couvreur, Davide Quaglia, Francisco Ferrero, and Raúl Valencia

DTDS - 1: Dependability and Testing of Digital Systems

Using Genetic Algorithm to Identify Soft-Error Derating Blocks of an Application Program 359
Bahman Arasteh, Amir Masoud Rahmani, Ali Mansoor, and Seyed Ghassem Miremadi

The Influence of Implementation Technology on Dependability Parameters 368
Jan Schmidt, Petr Fišer, and Jirí Balcárek

ET - 2: Important Issues Introduced by Emerging Technologies

TSV-virtualization for Multi-protocol-Interconnect in 3D-ICs 374
Felix Miller, Thomas Wild, and Andreas Herkersdorf

A Methodology for Early Exploration of TSV Placement Topologies in 3D Stacked ICs 382
Radhika Jagtap, Sumeet S. Kumar, and Rene van Leuken

SHES - 2: System, Hardware and Embedded Software Design and Automatic Synthesis

Multi-device Driver Synthesis Flow for Heterogeneous Hierarchical Systems 389
Alexandre Chagoya-Garzon, Frédéric Rousseau, and Frédéric Pétrot

A Verifiable High Level Data Path Synthesis Framework 397
Görker Alp Malazgirt, Ender Culha, Alper Sen, Faik Baskaya, and Arda Yurdakul

Finite State Machine Synthesis Based on Relay-Based Algorithm 405
M. Yang, Jinmei Lai, and Hongying Xu

Poster Session - 2

VLSI Reverse Converter for RNS Based on the Moduli Set 411
Leonel Sousa and Samuel Antão

EJOP: An Extensible Java Processor with Reasonable Performance/Flexibility Trade-off 415
Samaneh Talebi, Niloofar Abolghasemi, and Ali Jahanian

A Dual-Core Coprocessor with Native 4D Clifford Algebra Support 419
Silvia Franchini, Antonio Gentile, Giorgio Vassallo, Filippo Sorbello, and Salvatore Vitabile

SystemC Model Generation for Realistic Simulation of Networked Embedded Systems 423
Mihai Lazarescu, Parinaz Sayyah, Davide Quaglia, and Francesco Stefanni

How to Prove that a Circuit is Fault-Free? 427
Raimund Ubar, Sergei Kostin, and Jaan Raik

On Modeling and Evaluation of Logic Circuits under Timing Variations 431
Mehdi Dehbashi, Görschwin Fey, Kaushik Roy, and Anand Raghunathan

FDR: Flexible Digital Radio

IEEE 802.11p Receiver Design for Software Defined Radio Platforms 437
Carina Schmidt-Knorreck, Daniel Knorreck, and Raymond Knopp

Analytical Design Space Exploration Based on Statistically Refined Runtime and Logic Estimation for Software Defined Radios 445
Matthias Ihmig, Michael Feilen, and Andreas Herkersdorf

HDCRAM Proof-of-Concept for Opportunistic Spectrum Access 453
Oussama Lazrak, Pierre Leray, and Christophe Moy

A Flexible Hardware Platform for Mobile Cognitive Radio Applications 459
Vincent Berg, Dominique Noguet, and Xavier Popon

Flexible OFDM Waveform for PLC/RF In-Vehicle Communications 463
Fabienne Nouvel and Philippe Tanguy

DHCPS: Design of Heterogeneous Cyber-Physical Systems

Open Problems in Verification and Refinement of Autonomous Robotic Systems 469
Davide Bresolin, Luigi Di Guglielmo, Luca Geretti, Riccardo Muradore, Paolo Fiorini, and Tiziano Villa

Cyber-Physical Systems Design for Electric Vehicles 477
Martin Lukasiewycz, Sebastian Steinhorst, Florian Sagstetter, Wanli Chang, Peter Waszecki, Matthias Kauer, and Samarjit Chakraborty

Simulation-Based Analysis of Cyberphysical Systems 485
Masahiro Fujita

Model Checking on Hybrid Automata 493
Alberto Casagrande and Carla Piazza

EPDSD - 4: European Projects in DSD

Apple-CORE: Microgrids of SVP Cores — Flexible, General-Purpose, Fine-Grained Hardware Concurrency Management 501
Raphael Poss, Mike Lankamp, Qiang Yang, Jian Fu, Michiel W. van Tol, and Chris Jesshope

HEAP: A Highly Efficient Adaptive Multi-processor Framework 509
Luciano Lavagno, Mihai Lazarescu, Ioannis Papaefstathiou, Andreas Brokalakis, Johan Walters, Bart Kienhuis, and Florian Schaefer

System Adaptivity and Fault-Tolerance in NoC-based MPSoCs: The MADNESS Project Approach 517
Paolo Meloni, Giuseppe Tuveri, Luigi Raffo, Emanuele Cannella, Todor Stefanov, Onur Derin, Leandro Fiorin, and Mariagiovanna Sami

Poster Session - 3

Coverage-Driven Stimuli Generation 525
Shuo Yang, Robert Wille, Daniel Große, and Rolf Drechler

Convolutional Decoding on Deep-pipelined SIMD Processor with Flexible Parallel Memory 529
Jian Wang, Andreas Karlsson, Joar Sohl, and Dake Liu

Hardware Acceleration of STON Algorithm for Comparing 3-D Structure of Proteins 533
Somayeh Kashi and Morteza Saheb Zamani

High Level Modeling and Simulation of a Baseband Processor for the 60 GHz Band 537
Ruben Cabral and Helena Sarmento

A Virtual Platform for Performance Estimation of Many-core Implementations 541
Pablo González de Aledo Marugán, Javier González-Bayón, and Pablo Sánchez Espeso

AHSA - 2: Architectures and Hardware for Security Applications

Differential Scan Attack on AES with X-tolerant and X-masked Test Response Compactor 545
Baris Ege, Amitabh Das, Santosh Gosh, and Ingrid Verbauwhede

A Parallel Architecture for Koblitz Curve Scalar Multiplications on FPGA Platforms 553
Sujoy Sinha Roy, Chester Rebeiro, and Debdeep Mukhopadhyay

Evaluating Cryptanalytical Strength of Lightweight Cipher PRESENT on Reconfigurable Hardware 560
Jan Pospišil and Martin Novotný

A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl 568
Marcin Rogawski and Kris Gaj

SoC & NoC - 2: Systems and Networks on Chip

Minimizing Power Consumption of Spatial Division Based Networks-on-Chip Using Multi-path and Frequency Reduction 576
Sheng Hao Wang, Anup Das, Akash Kumar, and Henk Corporaal

Optimal 2D Data Partitioning for DMA Transfers on MPSoCs 584
Selma Saidi, Pranav Tendulkar, Thierry Lepley, and Oded Maler

Distance-Constrained Force-Directed Process Mapping for MPSoC Architectures 592
Timo Schönwald, Alexander Viehl, Oliver Bringmann, and Wolfgang Rosenstiel

Reducing Instruction Issue Overheads in Application-Specific Vector Processors 600
Jaroslav Sykora, Roman Bartosinski, Lukas Kohout, Martin Danek, and Petr Honzik

APP - 1: Applications of (Embedded) Digital Systems

Partitioning and Assignment Exploration for Multiple Modes of IEEE 802.11n Modem on Heterogeneous MPSoC Platforms 608
Prashant Agrawal, Kanishk Sugand, Martin Palkovic, Praveen Raghavan, Liesbet Van Der Perre, and Francky Catthoor

Adaptive Field Strength ScalingL: A Power Optimization Technique for Contactless Reader / Smart Card Systems 616
Norbert Druml, Manuel Menghin, Christian Steger, Reinhold Weiss, Andreas Genser, Holger Bock, and Josef Haid

RF-Interconnect Resource Assignment and Placement Algorithms in Application Specific ICs to Improve Performance and Reduce Routing Congestion 624
Bahareh Pourshirazi and Ali Jahanian

High Performance Unified Architecture for Forward and Inverse Quantization in H.264/AVC 632
Tiago Dias, Luís Rosário, Nuno Roma, and Leonel Sousa

AHSA - 3: Architectures and Hardware for Security Applications

JAAVR: Introducing the Next Generation of Security-Enabled RFID Tags 640
Erich Wenger, Thomas Baier, and Johannes Feichtner

FPGA-based Design Approaches of Keccak Hash Function 648
George Provelengios, Paris Kitsos, Nicolas Sklavos, and Christos Koulamas

PROCOMON: An Automatically Generated Predictive Control Signal Monitor 654
Armin Krieg, Johannes Grinschgl, Norbert Druml, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid

CRT RSA Hardware Architecture with Fault and Simple Power Attack Countermeasures 661
Apostolos P. Fournaris and Odysseas Koufopavlou

SLEO-WSN - 1: System Level Energy Optimization and Wireless Sensor Networks

Open-People: Open Power and Energy Optimization PLatform and Estimator 668
E. Senn, D. Chillet, O. Zendra, C. Belleudy, S.Bilavarn, R. Ben Atitallah, C. Samoyeau, and A. Fritsch

A Hardware-In-the-Design Methodology for Wireless Sensor Networks Based on Event-Driven Impulse Radio Ultra-Wide Band 676
Alberto Bonanno, Alessandro Sanginario, Marco Crepaldi, and Danilo Demarchi

Energy Characterization and Classification of Embedded Operating System Services 684
Bassem Ouni, Cécile Belleudy, and Eric Senn

SMVT: System, Hardware and Embedded Software Specification, Modeling, Verification and Test

Enhanced IP-XACT Platform Descriptions for Automatic Generation from UML/MARTE of Fast Performance Models for DSE 692
F. Herrera, H. Posadas, E. Villar, and D. Calvo

Automated Generation of Embedded Systems Software from Timed DEVS Model of Computation Specifications 700
H. Gregor Molter, Johannes Kohlmann, and Sorin A. Huss

Generation of VHDL Code from UML/MARTE Sequence Diagrams for Verification and Synthesis 708
Emad Ebeid, Davide Quaglia, and Franco Fummi

Extending MARTE to Support the Specification and the Generation of Data Intensive Applications for Massively Parallel SoC 715
M. Ammar, M. Baklouti, and M. Abid

Poster Session - 4

Managing a Massively-Parallel Resource-Constrained Computing Architecture 723
Cameron Patterson, Thomas Preston, Francesco Galluppi, and Steve Furber

Evaluation of a Connectionless NoC for a Real-Time Distributed Shared Memory Many-Core System 727
Jochem H. Rutgers, Marco J.G. Bekooij, and Gerard J.M. Smit

CoolMap: A Thermal-Aware Mapping Algorithm for Application Specific Networks-on-Chip 731
Mostafa Moazzen, Akram Reza, and Midia Reshadi

Efficient DPA-Resistance Verification Method with Smaller Number of Power Traces on AES Cryptographic Circuit 735
Hiroki Ito, Mitsuru Shiozaki, Anh-Tuan Hoang, and Takeshi Fujino

A Distributed Feedback Control Mechanism for Quality-of-Service Maintenance in Wireless Sensor Networks 739
Marcel Steine, Marc Geilen, and Twan Basten

MSDA: Multicore Systems: Design and Applications

MAMOT: Memory-Aware Mapping Optimization Tool for MPSoC 743
Olivera Jovanovic, Peter Marwedel, Iuliana Bacivarov, and Lothar Thiele

OpenMP-based Synergistic Parallelization and HW Acceleration for On-Chip Shared-Memory Clusters 751
Paolo Burgio, Andrea Marongiu, Dominique Heller, Cyrille Chavet, Philippe Coussy, and Luca Benini

A Game Theoretical Thermal–Aware Run–Time Task Synchronization Method for Multiprocessor Systems–on–Chip 759
Yashar Asgarieh, Mohammad-Hassan Khabbazian, Mehdi Modarressi, and Hamid Sarbazi-Azad

Composable Virtual Memory for an Embedded SoC 766
Cor Meenderinck, Anca Molnos, and Kees Goossens

Transformation-Based Exploration of Data Parallel Architecture for Customizable Hardware: A JPEG Encoder Case Study 774
Rosilde Corvino, Erkan Diken, Abdoulaye Gamatié, and Lech Józwiak

SHES - 3: System, Hardware and Embedded Software Design and Automatic Synthesis

Parallel Decimal Multipliers and Squarers Using Karatsuba-Ofman’s Algorithm 782
Mário Véstias and Horácio Neto

The Synthesis of Combined Mealy and Moore Machines Structural Model Using Values of Output Variables as Codes of States 789
Adam Klimowicz and Valery Salauyou

RNS Arithmetic Units for Modulo {2^n+-k} 795
Pedro Miguens Matutino, Hector Pettenghi, Ricardo Chaves, and Leonel Sousa

Scalability Study of Polymorphic Register Files 803
Catalin Ciobanu, Georgi Kuzmanov, and Georgi Gaydadjiev

Pipelined Large Multiplier Designs on FPGAs 809
Ali Sentürk and Mustafa Gök

Implementation Study of FFT on Multi-lane Vector Processors 815
Bogdan Spinean and Georgi Gaydadjiev

DTDS - 2: Dependability and Testing of Digital Systems

Robust Evaluation of Weighted Random Logic BIST Structures in Industrial Designs 823
René Krenz-Baath, Friedrich Hapke, Rolf Hinze, Reinhard Meier, Maija Ryynaenen, and Andreas Glowatz

Test Generation Approach for Post-Silicon Validation of High End Microprocessor 830
Satish Kumar Sadasivam, Sangram Alapati, and Varun Mallikarjunan

Investigating Dependability of Short-Range Wireless Embedded Systems through Hardware Platform Based Design 837
B. Senouci, A.J. Annema, M.J. Bentum, and H.G. Kerkhoff

Scan Based Tests via Standard Interfaces 844
Christian Gleichner, Heinrich T. Vierhaus, and Piet Engelke

Soft Error Analysis on Communication Channels in On-Chip Communication Networks 852
Mohammadreza Najafi, Saeed Safari, and Zainalabdein Navabi

SLEO-WSN - 2: System Level Energy Optimization and Wireless Sensor Networks

Virtual Platform for Wireless Sensor Networks 858
Álvaro Díaz, Raúl Diego, and Pablo Sánchez

Energy-Aware FPGA-based Architecture for Wireless Sensor Networks 866
Paolo Roberto Grassi and Donatella Sciuto

Tacit Consent: A Technique to Reduce Redundant Transmissions from Spatially Correlated Nodes in Wireless Sensor Networks 874
Paolo Roberto Grassi, Vincenzo Rana, Ivan Beretta, and Donatella Sciuto

A Predictor-Based Power-Saving Policy for DRAM Memories 882
Gervin Thomas, Karthik Chandrasekar, Benny Åkesson, Ben Juurlink, and Kees Goossens

Evaluation of an FPGA-based Reconfigurable SoC for All-Digital Flexible RF Transmitters 890
Nelson V. Silva, Manuel Ventura, Arnaldo S.R. Oliveira, and Nuno Borges Carvalho

Design and Implementation of a Circuit for Mesh Networks with Application in Body Area Networks 896
Fardin Derogarian, João Canas Ferreira, and Vítor M. Grade Tavares

APP - 2: Applications of (Embedded) Digital Systems

H.264 Macroblock Line Level Parallel Video Decoding on Embedded Multicore Processors 902
Elias Baaklini, Hassan Sbeity, and Smail Niar

Enhanced Omnidirectional Image Reconstruction Algorithm and Its Real-Time Hardware 907
Abdulkadir Akin, Elif Erdede, Hossein Afshari, Alexandre Schmid, and Yusuf Leblebici

A Small and High-Performance Coprocessor for Fingerprint Match-on-Card 915
Taoufik Chouta, Jean-Luc Danger, Laurent Sauvage, and Tarik Graba

On-Package Scalability of RF and Inductive Memory Controllers 923
Mario Donato Marino

A Hardware Accelerator for Real Time Simulation of Complex Neuronal Models 931
Alessandra Majani, Maria Chiara Lorena, Giovanni Danese, and Francesco Leporati

Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs 938
Mário Véstias, Horácio Neto, and Helena Sarmento

Author Index 946