

2012 15th Euromicro Conference on Digital System Design

(DSD 2012)

**Cesme, Izmir, Turkey
5 – 8 September 2012**



**IEEE Catalog Number: CFP12291-PRT
ISBN: 978-1-4673-2498-4**

15th Euromicro Conference on Digital System Design

DSD 2012

Table of Contents

Message from General Chair.....	xviii
Message from Program Chair.....	xix
Organizing Committee.....	xxi
Program Committee.....	xxiii
Reviewers.....	xxvii
Keynotes.....	xxviii

FTDSD - 1: Fault Tolerance in Digital System Design

Impact of Duty Factor, Stress Stimuli, and Gate Drive Strength on Gate Delay	
Degradation with an Atomistic Trap-Based BTI Model	1
<i>Halil Kukner, Pieter Weckx, Praveen Raghavan, Ben Kaczer, Francky Catthoor, Liesbet Van Der Perre, Rudy Lauwereins, and Guido Groeseneken</i>	
Architecture and Design Analysis of a Digital Single-Event Transient/Upset	
Measurement Chip	8
<i>Varadan Savulimedu Veeravalli, Thomas Polzer, Andreas Steininger, and Ulrich Schmid</i>	
Accurate Estimation of Leakage Power Variability in Sub-micrometer CMOS	
Circuits	18
<i>Omid Assare, Mahmoud Momtazpour, and Maziar Goudarzi</i>	

MORPS - 1: Monitoring and Reconfiguration of Parallel Systems

reMORPH: A Runtime Reconfigurable Architecture	26
<i>Kolin Paul, Chinmaya Dash, and Mansureh Shahraki Moghaddam</i>	
Designing a High Performance and Reliable Networks-on-Chip Using Network	
Interface Assisted Routing Strategy	34
<i>Khalid Latif, Amir-Mohammad Rahmani, Tiberiu Seceleanu, and Hannu Tenhunen</i>	

A Scalable Monitoring Infrastructure for Self-Organizing Many-Core Architectures	42
<i>David Kramer and Wolfgang Karl</i>	

SHES - 1: System, Hardware, and Embedded Software Design and Automatic Synthesis

On the Design of Configurable Modulo $2n \pm 1$ Residue Generators	50
<i>Constantinos Efstathiou, Nikos Moschopoulos, Kostas Tsoumanis, and Kiamal Pekmestzi</i>	
Projected Don't Cares	57
<i>Anna Bernasconi, Valentina Ciriani, Gabriella Trucco, and Tiziano Villa</i>	
SUT-RNS Residue-to-Binary Converters Design	65
<i>Vassalos Evangelos, Bakalis Dimitris, and Haridimos T. Vergos</i>	

FTDSD - 2: Fault Tolerance in Digital System Design

Automated Generation of Built-In Self-Repair Architectures for Random Logic SoC Cores	73
<i>Roland Dobai, Marcel Balaz, and Maria Fischerová</i>	
Miscellaneous Types of Partial Duplication Modifications for Availability Improvements	79
<i>Martin Kohlík, Jaroslav Borecký, and Hana Kubátová</i>	
Reliability of Task Execution During Safe Software Processing	84
<i>Peter Raab, Stefan Krämer, Jürgen Mottok, and Stanislav Racek</i>	

ET - 1: Important Issues Introduced by Emerging Technologies

Power Optimization Opportunities for a Reconfigurable Arithmetic Component in the Deep Submicron Domain	90
<i>Dimitris Bekiaris and George Economakos</i>	
OWQS: One-Way Quantum Computation Simulator	98
<i>Eesa Nikahd, Mahmoobeh Houshmand, Morteza Saheb Zamani, and Mehdi Sedighi</i>	

EPDSD - 1: European Projects in DSD

The ACROSS MPSoC – A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems	105
<i>Christian El Salloum, Martin Elshuber, Oliver Höftberger, Haris Isakovic, and Armin Wasicek</i>	

From Scilab to High Performance Embedded Multicore Systems: The ALMA Approach	114
<i>Juergen Becker, Timo Stripf, Oliver Oey, Michael Huebner, Steven Derrien, Daniel Menard, Olivier Senteys, Gerard Rauwerda, Kim Sunesen, Nikolaos Kavvadias, Kostas Masselos, George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Dimitrios Kritharidis, Nikolaos Mitas, and Diana Goehringer</i>	

Poster Session - 1

FPGA Based Real-Time Tracking Approach with Validation of Precision and Performance	122
<i>Alexander Bochem, Kenneth B. Kent, and Rainer Herpers</i>	
Analyzing Bus Load Data Using an FPGA and a Microcontroller	128
<i>Marcel Dombrowski, Kenneth B. Kent, Yves Losier, Adam Wilson, and Rainer Herpers</i>	
On the Development of a Runtime Reconfigurable Multicore System-on-Chip	132
<i>Andrea Cazzaniga, Gianluca Durelli, Christian Pilato, Donatella Sciuto, and Marco D. Santambrogio</i>	
Resilient Adaptive Algebraic Architecture for Parallel Detection and Correction of Soft-Errors	136
<i>Fabio Iturriet, Ronaldo Ferreira, Gustavo Girão, Gabriel Nazar, Alvaro Moreira, and Luigi Carro</i>	
Improving the Soft Error Resilience of the Register Files Using SRAM Bitcells with Built-In Comparators	140
<i>Mehmet Kayaalp, Fahrettin Koc, and Oguz Ergin</i>	
Vulnerability Analysis for Custom Instructions	144
<i>Ali Azarpeyvand, Mostafa E. Salehi, and Sied Mehdi Fakhraie</i>	
A Three-Dimensional Integrated Accelerator	148
<i>Farhad Mehdipour, Krishna C. Nunna, Koji Inoue, and Kazuaki J. Murakami</i>	
Algorithm Parallelism Estimation for Constraining Instruction-Set Synthesis for VLIW Processors	152
<i>Roel Jordans, Rosilde Corvino, and Lech Józwiak</i>	

AHSA - 1: Architectures and Hardware for Security Applications

An Easy-to-Design PUF Based on a Single Oscillator: The Loop PUF	156
<i>Zouha Cherif, Jean-Luc Danger, Sylvain Guille, and Lilian Bossuet</i>	
No Principal Too Small: Memory Access Control for Fine-Grained Protection Domains	163
<i>Eugen Leontie, Gedare Bloom, Bhagirath Narahari, and Rahul Simha</i>	
Hardware Strengthening a Distributed Logging Scheme	171
<i>Jo Vliegen, Karel Wouters, Christian Grahn, and Tobias Pulis</i>	

Trojan Immune Circuits Using Duality	177
<i>Youstra Alkabani</i>	

MORPS - 2: Monitoring and Reconfiguration of Parallel Systems

Semi-distributed Control for FPGA-based Reconfigurable Systems	185
<i>Chiraz Trabelsi, Samy Meftali, and Jean-Luc Dekeyser</i>	
FPGA-based Neural Network for Nonuniformity Correction on Infrared Focal Plane Arrays	193
<i>Nicolás Celedón, Rodolfo Redlich, and Miguel Figueroa</i>	
MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip	201
<i>Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, and Hannu Tenhunen</i>	
Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm	208
<i>Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	

EPDSD - 2: European Projects in DSD

ASAM: Automatic Architecture Synthesis and Application Mapping	216
<i>Lech Jozwiak, Menno Lindwer, Rosilde Corvino, Paolo Meloni, Laura Micconi, Jan Madsen, Erkan Diken, Deepak Gangadharan, Roel Jordans, Sebastiano Pomata, Paul Pop, Giuseppe Tuveri, and Luigi Raffo</i>	
Controlling Hardware Synthesis with Aspects	226
<i>João M.P. Cardoso, Tiago Carvalho, José G.F. Coutinho, Pedro C. Diniz, Zlatko Petrov, and Wayne Luk</i>	
FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration	234
<i>D. Pnevmatikatos, T. Becker, A. Brokalakis, K. Bruneel, G. Gaydadjiev, W. Luk, K. Papadimitriou, I. Papaefstathiou, O. Pell, C. Pilato, M. Robart, M.D. Santambrogio, D. Sciuto, D. Stroobandt, and T. Todman</i>	

FTDSD - 3: Fault Tolerance in Digital System Design

Energy-Aware Fault-Tolerant Network-on-Chips for Addressing Multiple Traffic Classes	242
<i>Syed M.A.H. Jafri, Liang Guang, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen</i>	
Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA	250
<i>Jan Kastil, Martin Straka, Lukas Miculka, and Zdenek Kotasek</i>	
Activity Migration in M-of-N-Systems by Means of Load-Balancing	258
<i>Markus Ulbricht, Heinrich Theodor Vierhaus, and Tobias Koal</i>	

Protecting an Asynchronous NoC against Transient Channel Faults	264
<i>Syed Rameez Naqvi, Varadan Savulimedu Veeravalli, and Andreas Steininger</i>	

On Distribution and Impact of Fault Effects at Real-Time Kernel and Application Levels	272
<i>Josef Strnadel and František Slimarík</i>	

Exploiting Bus Level and Bit Level Inactivity for Preventing Wire Degradation due to Electromigration	280
<i>Mehmet Kayaalp, Fahrettin Koc, and Oguz Ergin</i>	

SoC & NoC - 1: Systems and Networks on Chip

A Heuristic Energy-Aware Approach for Hard Real-Time Systems on Multi-core Platforms	288
<i>Da He and Wolfgang Mueller</i>	

ONC3: All-Optical NoC Based on Cube-Connected Cycles with Quasi-DOR Algorithm	296
<i>Meisam Abdollahi, Mohammad Khavari Tavana, Somayyeh Koohi, and Shaahin Hessabi</i>	

Architecture Support and Comparison of Three Memory Consistency Models in NoC Based Systems	304
<i>Abdul Naeem, Axel Jantsch, and Zhonghai Lu</i>	

A Simple On-Chip Optical Interconnection for Improving Performance of Coherency Traffic in CMPs	312
<i>Sandro Bartolini and Paolo Grani</i>	

High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing	319
<i>S. Bhandari, S. Subbaraman, S. Pujari, F. Cancare, F. Bruschi, M.D. Santambrogio, and P.R. Grassi</i>	

EPDSD - 3: European Projects in DSD

The Seat Adaptation System of REFLECT Project: Implementation of a Biocybernetic Loop in an Automotive Environment	327
<i>Gian Mario Bertolotti, Andrea Cristiani, Remo Lombardi, and Nikola Serbedzija</i>	

The DeSyRe Project: On-Demand System Reliability	335
<i>I. Sourdis, C. Strydis, C.S. Bouganis, B. Falsafi, G.N. Gaydadjiev, A. Malek, R. Mariani, D. Pnevmatikatos, D.K. Pradhan, G. Rauwerda, K. Sunesen, and S. Tzilis</i>	

FASTCUDA: Open Source FPGA Accelerator & Hardware-Software Codesign Toolset for CUDA Kernels	343
<i>Iakovos Mavroidis, Ioannis Mavroidis, Ioannis Papaefstathiou, Luciano Lavagno, Mihai Lazarescu, Eduardo de la Torre, and Florian Schäfer</i>	

COMPLEX: COdesign and Power Management in PLatform-Based Design Space EXploration	349
<i>Kim Grütter, Philipp A. Hartmann, Kai Hylla, Sven Rosinger, Wolfgang Nebel, Fernando Herrera, Eugenio Villar, Carlo Brandoles, William Fornaciari, Gianluca Palermo, Chantal Ykman-Couvreur, Davide Quaglia, Francisco Ferrero, and Raúl Valencia</i>	

DTDS - 1: Dependability and Testing of Digital Systems

Using Genetic Algorithm to Identify Soft-Error Derating Blocks of an Application Program	359
<i>Bahman Arasteh, Amir Masoud Rahmani, Ali Mansoor, and Seyed Ghassem Miremadi</i>	
The Influence of Implementation Technology on Dependability Parameters	368
<i>Jan Schmidt, Petr Fišer, and Jirí Balcarék</i>	

ET - 2: Important Issues Introduced by Emerging Technologies

TSV-virtualization for Multi-protocol-Interconnect in 3D-ICs	374
<i>Felix Miller, Thomas Wild, and Andreas Herkersdorf</i>	
A Methodology for Early Exploration of TSV Placement Topologies in 3D Stacked ICs	382
<i>Radhika Jagtap, Sumeet S. Kumar, and Rene van Leuken</i>	

SHES - 2: System, Hardware and Embedded Software Design and Automatic Synthesis

Multi-device Driver Synthesis Flow for Heterogeneous Hierarchical Systems	389
<i>Alexandre Chagoza-Garzon, Frédéric Rousseau, and Frédéric Pérot</i>	
A Verifiable High Level Data Path Synthesis Framework	397
<i>Görker Alp Malazgirt, Ender Culha, Alper Sen, Faik Baskaya, and Arda Yurdakul</i>	
Finite State Machine Synthesis Based on Relay-Based Algorithm	405
<i>M. Yang, Jinmei Lai, and Hongying Xu</i>	

Poster Session - 2

VLSI Reverse Converter for RNS Based on the Moduli Set	411
<i>Leonel Sousa and Samuel Antão</i>	
EJOP: An Extensible Java Processor with Reasonable Performance/Flexibility Trade-off	415
<i>Samaneh Talebi, Niloofar Abolghasemi, and Ali Jahanian</i>	
A Dual-Core Coprocessor with Native 4D Clifford Algebra Support	419
<i>Silvia Franchini, Antonio Gentile, Giorgio Vassallo, Filippo Sorbello, and Salvatore Vitabile</i>	

SystemC Model Generation for Realistic Simulation of Networked Embedded Systems	423
<i>Mihai Lazarescu, Parinaz Sayyah, Davide Quaglia, and Francesco Stefanni</i>	
How to Prove that a Circuit is Fault-Free?	427
<i>Raimund Ubar, Sergei Kostin, and Jaan Raik</i>	
On Modeling and Evaluation of Logic Circuits under Timing Variations	431
<i>Mehdi Dehbashi, Görschwin Fey, Kaushik Roy, and Anand Raghunathan</i>	

FDR: Flexible Digital Radio

IEEE 802.11p Receiver Design for Software Defined Radio Platforms	437
<i>Carina Schmidt-Knorreck, Daniel Knorreck, and Raymond Knopp</i>	
Analytical Design Space Exploration Based on Statistically Refined Runtime and Logic Estimation for Software Defined Radios	445
<i>Matthias Ihmig, Michael Feilen, and Andreas Herkersdorf</i>	
HDCRAM Proof-of-Concept for Opportunistic Spectrum Access	453
<i>Oussama Lazrak, Pierre Leray, and Christophe Moy</i>	
A Flexible Hardware Platform for Mobile Cognitive Radio Applications	459
<i>Vincent Berg, Dominique Noguet, and Xavier Popon</i>	
Flexible OFDM Waveform for PLC/RF In-Vehicle Communications	463
<i>Fabienne Nouvel and Philippe Tanguy</i>	

DHCPS: Design of Heterogeneous Cyber-Physical Systems

Open Problems in Verification and Refinement of Autonomous Robotic Systems	469
<i>Davide Bresolin, Luigi Di Guglielmo, Luca Geretti, Riccardo Muradore, Paolo Fiorini, and Tiziano Villa</i>	
Cyber-Physical Systems Design for Electric Vehicles	477
<i>Martin Lukasiewycz, Sebastian Steinhorst, Florian Sagstetter, Wanli Chang, Peter Waszecki, Matthias Kauer, and Samarjit Chakraborty</i>	
Simulation-Based Analysis of Cyberphysical Systems	485
<i>Masahiro Fujita</i>	
Model Checking on Hybrid Automata	493
<i>Alberto Casagrande and Carla Piazza</i>	

EPDSD - 4: European Projects in DSD

Apple-CORE: Microgrids of SVP Cores — Flexible, General-Purpose, Fine-Grained Hardware Concurrency Management	501
<i>Raphael Poss, Mike Lankamp, Qiang Yang, Jian Fu, Michiel W. van Tol, and Chris Jeshope</i>	
HEAP: A Highly Efficient Adaptive Multi-processor Framework	509
<i>Luciano Lavagno, Mihai Lazarescu, Ioannis Papaefstathiou, Andreas Brokalakis, Johan Walters, Bart Kienhuis, and Florian Schaefer</i>	
System Adaptivity and Fault-Tolerance in NoC-based MPSoCs: The MADNESS Project Approach	517
<i>Paolo Meloni, Giuseppe Tuveri, Luigi Raffo, Emanuele Cannella, Todor Stefanov, Onur Derin, Leandro Fiorin, and Mariagiovanna Sami</i>	

Poster Session - 3

Coverage-Driven Stimuli Generation	525
<i>Shuo Yang, Robert Wille, Daniel Große, and Rolf Drechsler</i>	
Convolutional Decoding on Deep-pipelined SIMD Processor with Flexible Parallel Memory	529
<i>Jian Wang, Andreas Karlsson, Joar Sohl, and Dake Liu</i>	
Hardware Acceleration of STON Algorithm for Comparing 3-D Structure of Proteins	533
<i>Somayeh Kashi and Morteza Saheb Zamani</i>	
High Level Modeling and Simulation of a Baseband Processor for the 60 GHz Band	537
<i>Ruben Cabral and Helena Sarmento</i>	
A Virtual Platform for Performance Estimation of Many-core Implementations	541
<i>Pablo González de Aledo Marugán, Javier González-Bayón, and Pablo Sánchez Espeso</i>	

AHSA - 2: Architectures and Hardware for Security Applications

Differential Scan Attack on AES with X-tolerant and X-masked Test Response Compactor	545
<i>Baris Ege, Amitabh Das, Santosh Gosh, and Ingrid Verbauwhede</i>	
A Parallel Architecture for Koblitz Curve Scalar Multiplications on FPGA Platforms	553
<i>Sujoy Sinha Roy, Chester Rebeiro, and Debdeep Mukhopadhyay</i>	
Evaluating Cryptanalytical Strength of Lightweight Cipher PRESENT on Reconfigurable Hardware	560
<i>Jan Pospišil and Martin Novotný</i>	

A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl	568
<i>Marcin Rogawski and Kris Gaj</i>	

SoC & NoC - 2: Systems and Networks on Chip

Minimizing Power Consumption of Spatial Division Based Networks-on-Chip Using Multi-path and Frequency Reduction	576
<i>Sheng Hao Wang, Anup Das, Akash Kumar, and Henk Corporaal</i>	
Optimal 2D Data Partitioning for DMA Transfers on MPSoCs	584
<i>Selma Saidi, Pranav Tendulkar, Thierry Lepley, and Oded Maler</i>	
Distance-Constrained Force-Directed Process Mapping for MPSoC Architectures	592
<i>Timo Schönwald, Alexander Viehl, Oliver Bringmann, and Wolfgang Rosenstiel</i>	
Reducing Instruction Issue Overheads in Application-Specific Vector Processors	600
<i>Jaroslav Sykora, Roman Bartosinski, Lukas Kohout, Martin Danek, and Petr Honzik</i>	

APP - 1: Applications of (Embedded) Digital Systems

Partitioning and Assignment Exploration for Multiple Modes of IEEE 802.11n Modem on Heterogeneous MPSoC Platforms	608
<i>Prashant Agrawal, Kanishk Sugand, Martin Palkovic, Praveen Raghavan, Liesbet Van Der Perre, and Francky Catthoor</i>	
Adaptive Field Strength ScalingL: A Power Optimization Technique for Contactless Reader / Smart Card Systems	616
<i>Norbert Druml, Manuel Menghin, Christian Steger, Reinhold Weiss, Andreas Genser, Holger Bock, and Josef Haid</i>	
RF-Interconnect Resource Assignment and Placement Algorithms in Application Specific ICs to Improve Performance and Reduce Routing Congestion	624
<i>Bahareh Pourshirazi and Ali Jahanian</i>	
High Performance Unified Architecture for Forward and Inverse Quantization in H.264/AVC	632
<i>Tiago Dias, Luís Rosário, Nuno Roma, and Leonel Sousa</i>	

AHSA - 3: Architectures and Hardware for Security Applications

JAAVR: Introducing the Next Generation of Security-Enabled RFID Tags	640
<i>Erich Wenger, Thomas Baier, and Johannes Feichtner</i>	
FPGA-based Design Approaches of Keccak Hash Function	648
<i>George Provelengios, Paris Kitsos, Nicolas Sklavos, and Christos Koulamas</i>	

PROCOMON: An Automatically Generated Predictive Control Signal Monitor	654
<i>Armin Krieg, Johannes Grinschgl, Norbert Druml, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid</i>	

CRT RSA Hardware Architecture with Fault and Simple Power Attack Countermeasures	661
<i>Apostolos P. Fournaris and Odysseas Koufopavlou</i>	

SLEO-WSN - 1: System Level Energy Optimization and Wireless Sensor Networks

Open-People: Open Power and Energy Optimization PLatform and Estimator	668
<i>E. Senn, D. Chillet, O. Zendra, C. Belleudy, S. Bilavarn, R. Ben Atitallah, C. Samoyeau, and A. Fritsch</i>	
A Hardware-In-the-Design Methodology for Wireless Sensor Networks Based on Event-Driven Impulse Radio Ultra-Wide Band	676
<i>Alberto Bonanno, Alessandro Sanginario, Marco Crepaldi, and Danilo Demarchi</i>	
Energy Characterization and Classification of Embedded Operating System Services	684
<i>Bassem Ouni, Cécile Belleudy, and Eric Senn</i>	

SMVT: System, Hardware and Embedded Software Specification, Modeling, Verification and Test

Enhanced IP-XACT Platform Descriptions for Automatic Generation from UML/MARTE of Fast Performance Models for DSE	692
<i>F. Herrera, H. Posadas, E. Villar, and D. Calvo</i>	
Automated Generation of Embedded Systems Software from Timed DEVS Model of Computation Specifications	700
<i>H. Gregor Molter, Johannes Kohlmann, and Sorin A. Huss</i>	
Generation of VHDL Code from UML/MARTE Sequence Diagrams for Verification and Synthesis	708
<i>Emad Ebeid, Davide Quaglia, and Franco Fummi</i>	
Extending MARTE to Support the Specification and the Generation of Data Intensive Applications for Massively Parallel SoC	715
<i>M. Ammar, M. Baklouti, and M. Abid</i>	

Poster Session - 4

Managing a Massively-Parallel Resource-Constrained Computing Architecture	723
<i>Cameron Patterson, Thomas Preston, Francesco Galluppi, and Steve Furber</i>	
Evaluation of a Connectionless NoC for a Real-Time Distributed Shared Memory Many-Core System	727
<i>Jochem H. Rutgers, Marco J.G. Bekooij, and Gerard J.M. Smit</i>	

CoolMap: A Thermal-Aware Mapping Algorithm for Application Specific Networks-on-Chip	731
--	-----

Mostafa Moazzen, Akram Reza, and Midia Reshadi

Efficient DPA-Resistance Verification Method with Smaller Number of Power Traces on AES Cryptographic Circuit	735
---	-----

Hiroki Ito, Mitsuru Shiozaki, Anh-Tuan Hoang, and Takeshi Fujino

A Distributed Feedback Control Mechanism for Quality-of-Service Maintenance in Wireless Sensor Networks	739
---	-----

Marcel Steine, Marc Geilen, and Twan Basten

MSDA: Multicore Systems: Design and Applications

MAMOT: Memory-Aware Mapping Optimization Tool for MPSoC	743
---	-----

Olivera Jovanovic, Peter Marwedel, Iuliana Bacivarov, and Lothar Thiele

OpenMP-based Synergistic Parallelization and HW Acceleration for On-Chip	
--	--

Shared-Memory Clusters	751
------------------------------	-----

Paolo Burgio, Andrea Marongiu, Dominique Heller, Cyrille Chavet,

Philippe Coussy, and Luca Benini

A Game Theoretical Thermal–Aware Run–Time Task Synchronization Method for Multiprocessor Systems–on–Chip	759
--	-----

Yashar Asgarieh, Mohammad-Hassan Khabbazian, Mehdi Modarressi, and Hamid Sarbazi-Azad

Composable Virtual Memory for an Embedded SoC	766
---	-----

Cor Meenderinck, Anca Molnos, and Kees Goossens

Transformation-Based Exploration of Data Parallel Architecture for Customizable Hardware: A JPEG Encoder Case Study	774
---	-----

Rosilde Corvino, Erkan Diken, Abdoulaye Gamatié, and Lech Józwiak

SHEs - 3: System, Hardware and Embedded Software Design and Automatic Synthesis

Parallel Decimal Multipliers and Squarers Using Karatsuba-Ofman’s Algorithm	782
---	-----

Mário Véstias and Horácio Neto

The Synthesis of Combined Mealy and Moore Machines Structural Model Using Values of Output Variables as Codes of States	789
---	-----

Adam Klimowicz and Valery Salauyou

RNS Arithmetic Units for Modulo { 2^{n+k} }	795
---	-----

Pedro Miguens Matutino, Hector Pettenghi, Ricardo Chaves, and Leonel Sousa

Scalability Study of Polymorphic Register Files	803
---	-----

Catalin Ciobanu, Georgi Kuzmanov, and Georgi Gaydadjiev

Pipelined Large Multiplier Designs on FPGAs	809
---	-----

Ali Sentürk and Mustafa Gök

Implementation Study of FFT on Multi-lane Vector Processors	815
<i>Bogdan Spinean and Georgi Gaydadjiev</i>	

DTDS - 2: Dependability and Testing of Digital Systems

Robust Evaluation of Weighted Random Logic BIST Structures in Industrial Designs	823
<i>René Krenz-Baath, Friedrich Hapke, Rolf Hinze, Reinhard Meier, Maija Ryynänen, and Andreas Glowitz</i>	
Test Generation Approach for Post-Silicon Validation of High End Microprocessor	830
<i>Satish Kumar Sadasivam, Sangram Alapati, and Varun Mallikarjunan</i>	
Investigating Dependability of Short-Range Wireless Embedded Systems through Hardware Platform Based Design	837
<i>B. Senouci, A.J. Annema, M.J. Bentum, and H.G. Kerkhoff</i>	
Scan Based Tests via Standard Interfaces	844
<i>Christian Gleichner, Heinrich T. Vierhaus, and Piet Engelke</i>	
Soft Error Analysis on Communication Channels in On-Chip Communication Networks	852
<i>Mohammadreza Najafi, Saeed Safari, and Zainalabdein Navabi</i>	

SLEO-WSN - 2: System Level Energy Optimization and Wireless Sensor Networks

Virtual Platform for Wireless Sensor Networks	858
<i>Álvaro Díaz, Raúl Diego, and Pablo Sánchez</i>	
Energy-Aware FPGA-based Architecture for Wireless Sensor Networks	866
<i>Paolo Roberto Grassi and Donatella Sciuto</i>	
Tacit Consent: A Technique to Reduce Redundant Transmissions from Spatially Correlated Nodes in Wireless Sensor Networks	874
<i>Paolo Roberto Grassi, Vincenzo Rana, Ivan Beretta, and Donatella Sciuto</i>	
A Predictor-Based Power-Saving Policy for DRAM Memories	882
<i>Gervin Thomas, Karthik Chandrasekar, Benny Åkesson, Ben Juurlink, and Kees Goossens</i>	
Evaluation of an FPGA-based Reconfigurable SoC for All-Digital Flexible RF Transmitters	890
<i>Nelson V. Silva, Manuel Ventura, Arnaldo S.R. Oliveira, and Nuno Borges Carvalho</i>	
Design and Implementation of a Circuit for Mesh Networks with Application in Body Area Networks	896
<i>Fardin Derogarian, João Canas Ferreira, and Vitor M. Grade Tavares</i>	

APP - 2: Applications of (Embedded) Digital Systems

H.264 Macroblock Line Level Parallel Video Decoding on Embedded Multicore Processors	902
<i>Elias Baaklini, Hassan Sbeity, and Smail Niar</i>	
Enhanced Omnidirectional Image Reconstruction Algorithm and Its Real-Time Hardware	907
<i>Abdulkadir Akin, Elif Erdede, Hossein Afshari, Alexandre Schmid, and Yusuf Leblebici</i>	
A Small and High-Performance Coprocessor for Fingerprint Match-on-Card	915
<i>Taoufik Chouta, Jean-Luc Danger, Laurent Sauvage, and Tarik Graba</i>	
On-Package Scalability of RF and Inductive Memory Controllers	923
<i>Mario Donato Marino</i>	
A Hardware Accelerator for Real Time Simulation of Complex Neuronal Models	931
<i>Alessandra Majani, Maria Chiara Lorena, Giovanni Danese, and Francesco Leporati</i>	
Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs	938
<i>Mário Véstias, Horácio Neto, and Helena Sarmento</i>	
Author Index	946