

2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics

(PrimeAsia 2012)

**Hyderabad, India
5 – 7 December 2012**



**IEEE Catalog Number: CFP1244H-PRT
ISBN: 978-1-4673-5065-5**

Day 2 – December 6, 2012

9.00 - 10.0 F 104	Inauguration: Prof. V. S. Rao, Director, BITS Pilani Hyderabad
----------------------	---

Plenary talk

Chair – P. V. Ananda Mohan

10.00 – 11.00 F 104	<p>Microelectronics-based Implantable Devices for Bio-Medical Applications</p> <p>Takashi Tokuda</p> <p><i>Nara Institute of Science and Technology, 8916-5 Takayama, Ikoma, Nara, 630-0192, Japan</i></p>
------------------------	--

DSP Building Blocks & VLSI Technology (Session – A)

Venue: F 104

Chair - P.A. Govindacharyulu

TIME	TITLE / AUTHOR
11.30 – 11.45	<p>A Reconfigurable Parallel Prefix Ling Adder with modified Enhanced A Flagged Binary Logic</p> <p>Soumya Ganguly, Abhishek Mittal and Syed Ershad Ahmed, BITS-Pilani, Hyderabad Campus</p>
11.45 – 12.00	<p>Design and Error Analysis of a Scale Free CORDIC Unit with Corrected Scale Factor</p> <p>N Prasad, A4yas Kanta Swain and K. K. Mahapatra, NIT Rourkela</p>
12.00 – 12.15	<p>HotSpot Minimization using Fine-grained DVS Architecture at 90 nm Technology</p> <p>Rajdeep Mukherjee, Priyankar Ghosh and Ajit Pal, IIT Kharagpur</p>
12.15 – 12.30	<p>Leakage Power Recovery in Spare Cells by using State Dependent Leakage Tables from Library models</p> <p>Vasantha Kumar B.V.P., Synopsys (India) Pvt Ltd, N.S. Murthy Sharma, BVCE College, Odalarevu, K. Lal Kishore, JNTU Ananthapur and Nitika Goel, NIET, Greater Noida</p>
12.30 – 12.45	<p>A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSI Design</p> <p>Rajib Kar, NIT Durgapur, Prashant Upadhyay, M.M. University, Solan, Durbadal Mandal, NIT Durgapur and Sakti Ghoshal, NIT Durgapur</p>
10.45 – 11.00	<p>LOBS: Local Background Subtractor for Video Surveillance</p> <p>Kalyan Hati, Pankaj Sa and Banshidhar Majhi, NIT Rourkela</p>

Keynote Session (Women in Engineering)

Chair – Kaleem Fatima

Time / Venue	
2.00 – 2.30 F 104	Microelectronics and Opportunities for Women Engineers Y.V.S. Lakshmi <i>Center for Development of Telematics (C-DOT), Bangalore</i>

Women in Engineering (Session B1)

Venue: F 104

Chair - N. Vasantha

Women in Engineering	
TIME	TITLE/AUTHOR
2.45 – 3.00	Near Lossless Image Compression System A.S. Mamatha and Vipula Singh, RNSIT, karnataka
3.00 – 3.15	Studies on the dependence of breakdown voltages LDMOS devices on their structure and doping profiles of LDD regions Roji Marjorie, Saveeta School of Engineering, P.A. Govindacharyulu, Vasavi College of Engineering and K. Lal Kishore, JNTU Anantapur
3.15 - 3.30	Design of Highly Efficient Charge Pump for Energy Harvesting RFID Applications Shabana Shaik, Asudeb Dutta, Hari Shanker, Chandra Thej, Shiv Singh and Rajesh Pandava, IIT Hyderabad
3.30 – 3.45	Design and Analysis of Five Port Router for Network ON CHIP S. Swapna, Ayas Kant Swain and K.K. Mahapatra, NIT-Rourkela

Power Electronics (Session B2)

Venue: F 101

Chair - U. M. Rao

Power Electronics	
TIME	TITLE/AUTHOR
2.45 – 3.00	A Fast Hysteretic Buck DC-DC Converter with Start-up Overshoot Suppression Technique <i>Kun Chun Chang, National Central University, Jhongli, Taiwan, Chin-Long Wey, National Chiao Tung University, Hsinchu, Taiwan</i>
3.00 – 3.15	Bidirectional Flyback DC-DC Converter for Hybrid Electric Vehicle: Utility, Working and PSpice Computer Model <i>Mohd. Kashif, Aligarh Muslim University, Aligarh</i>
3.15 – 3.30	A Voltage-Mode Hysteretic Boost DC-DC Converter with Dual Control Modes <i>Chung-Hsien Hsu, Tai-Wei Chang, National Central University, Jhongli, Taiwan and Chin-Long Wey, National Chiao Tung University, Hsinchu, Taiwan</i>
3.30 – 3.45	Comparison of Three Popular Control Strategies Used in Shunt Active Power Filters <i>Anant Naik and Uday Kumar Yaragatti, NITK Surathkal</i>

Digital Design (Session C1)

Venue: F 104

Chair - S.K. Sahoo

DIGITAL DESIGN	
TIME	TITLE/AUTHOR
4.30 – 4.45	Variable Input Delay CMOS logic for Dynamic IR Drop Reduction <i>Vasantha Kumar B.V.P., Synopsys (India) Pvt. Ltd, Lal Kishore, JNTU Ananthapur, N.S. Murthy Sharma, BVCE, Odalarevu and A. Rajakumari, BVRIT, Narsapur</i>
4.45 – 5.00	Design of Encoder for Ternary Logic Circuits <i>Viswa Saidutt P, Srinivas V, Sai Phaneendra P, BITS-Pilani, Hyderabad Campus and Moorthy Muthukrishnan N, G. Narayanamma Institute of Technology and Science, Hyderabad</i>

Chair - Banakara Basavaraja

POWER ELECTRONICS	
TIME	TITLE/AUTHOR
4.30 – 4.45	<p>Harmonic Load Impedance modeling of Television Set using Kalman filtering algorithm and Experimental Verification</p> <p><i>Sunil Kumar Gunda, T. Ravi Kumar and D.V.S.S. Siva Sarma, NIT Warangal</i></p> <p><i>(Presenting by Banakara BasavaRaja)</i></p>
4.45 – 5.00	<p>Control of Buck Converter by Polynomial, PID and PD Controllers</p> <p><i>Madhu kiran, Thota Saradhi, Blekinge Institute of Technology (BTH), Karlskrona, Sweden, Bitra Sridhar and Kanupuru Dileesh, Andhra University, Visakhapatnam</i></p>

Day 3 – December 7, 2012

Keynote Session

Chair – Y Yoganandam

Time / Venue	
9.00 - 10.00 F 104	Roll out of 3G, 4G and LTE - Progress and Challenges T.H. Chowdary <i>Director, Center for Telecom Management & Studies</i>

VLSI Signal Processing (Image and Video) (Session – D)

Venue: F 104

Chair - Kaleem Fatima

TIME	TITLE/AUTHOR
10.00 – 10.15	An Efficient, Adaptive Unsharp Masking Based Interpolation for Video Intra-Frame Up-sampling Aditya Acharya and Sukadev Meher, NIT Rourkela
10.15 -10.30	VLSI Architecture for MQ coder in JPEG2000 A.T. Rajesh Kumar, A Sarveswara Rao, NRSC, Hyderabad, Ramulu Gavvala, Madan Mekala, ATRI, Hyderabad and Sharath Chandra, BIET, Hyderabad
10.30 – 10.45	Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in JPEG2000 Ramulu Gavvala, Madan Mekala, S Srinivasa Rao, ATRI, Hyderabad and Sharath Chandra, BIET, Hyderabad
10.45 – 11.00	Analysis of Propagation Delay in Mixed Carbon Nanotube Bundle as Global VLSI Interconnects Manoj Kumar Majumder, Pankaj Kumar Das, Brajesh Kumar Kaushik and Sudeb Dasgupta, IIT Roorkee

Keynote Session

Chair – Moorthy Muthukrishnan

Time / Venue	
11.15 - 11.45 F 104	MEMS Technology Development at SITAR A Linga Moorthy <i>CEO, SITAR (Society for Integrated Circuit Technology and Applied Research)</i>

Chair - P.V. Ananda Mohan

Co - Chair - Ramesh Vaddi

TIME	TITLE/AUTHOR
12.00 – 12.15	Optimized Delay and Power Performances in Multi-layer Graphene Nanoribbon Interconnects Manoj Kumar Majumder, Narsimha Reddy, Brajesh K. Kaushik, Bulusu Anand and Pankaj kumar Das, IIT Roorkee
12.15 – 12.30	Design of an Ultra-Low Powered DC-DC Buck Converter for Wireless Sensor Networks Soumik Sarkar, Ashis Maity and Amit Patra, IIT Kharagpur
12.30 – 12.45	Enhanced Bias-flip Rectifier with Ultra-Low Power control for Piezoelectric Energy Harvester in the Microwatt Application Scenario Ramesh Vaddi, BVRIT, Hyderabad and Sudeb Dasgupta, IIT Roorkee
12.45 – 1.00	Analog vlsi design of neural network architecture for implementation of forward only computation Subha Mada, Adoni Arun, Harshvardhan Srivastava and M.B. Srinivas, BITS-Pilani, Hyderabad Campus
1.00 – 1.15	A Low Power CMOS Current Mode Bandgap Reference Circuit with Low Temperature Coefficient of Output Voltage Mahesh Kumar, BITS-Pilani, Hyderabad Campus and Krishna Kumar Movva

Keynote Session (Microelectronics Education)

Chair – M.B. Srinivas

Time / Venue	
2.00 - 2.30 F 104	VLSI Education : Govt. of India Initiatives Debashish Dutta <i>Senior Director, Ministry of Information and Communication Technologies, Govt. of India</i>

VLSI Routing (Session – F)

Venue: F 104

Chair – K. Subbarangiah

TIME	TITLE/AUTHOR
2.45 – 3.00	Crosstalk Noise Estimation for Generic RLC Trees with Capacitive Coupling Rajib Kar, Kapil Khare, Durbadal Mandal, Anup Bhattacharjee, NIT Durgapur and Vikas Maheshwari, ASU, Gurgaon
3.00 – 3.15	L2STAR: A Star Type Level-2 2D Mesh Architecture for NoC Prasun Ghosal and Tuhin Das, BESU, Shibpur
3.15 – 3.30	Hexagonal Minimum Steiner Tree Construction for Y Architecture: A Case of Non-Manhattan Routing Prasun Ghosal and Arunava Biswas, BESU, Shibpur
3.30 – 3.45	High Speed Architecture for Advanced Encryption Algorithm Rashmi Rachh, KLE Society's college of Engg., P.V. AnandaMohan, Electronics Corporation of India Ltd and B.S. Anami, KLE institute of technology

Nanotechnology (Session – G)

Venue: F 104

Chair – N Moorthy Muthukrishnan

TIME	TITLE/AUTHOR
4.15 – 4.30	Universal Reversible Logic Gate Design For Low Power Computation at Nano-Scale <i>Prasun Ghosal, Maumita Maity, BESU, Shibpur and Bishwarup Das, WBUT, Kolkata</i>
4.30 – 4.45	A High-Speed Reversible Low-Power Error Tolerant Adder <i>Abdul Raheem, Kaleem Fatima, S. Osman Adil Ahmed, MJCET, Hyderabad and Harsh Gupta, Soctrionics</i>
4.45 – 5.00	Available Transfer Capability Enhancement by using Particle Swarm Optimization Algorithm based FACTS Allocation <i>Satyavarapu Padmavathi - GITAM Hyderabad, Sarat Kumar sahu, MVGR, Vizianagaram, and A. Jayalakshmi, JNTU Hyderabad</i>

Poster Presentation

December 6, 2012 (Thursday)

Venue: LTC

Time: 1.30 – 4.00

Chair – M. Geetha Kumari

TITLE & AUTHOR
Optimization of Optical and Electrical Behaviour of Quantum Well based GaN-InGaN Blue LED <i>Sourav Ghosh, Umesh Gomes and Dhrubes Biswas, IIT Kharagpur</i>
Low Power Low Jitter Phase Locked Loop for High Speed Clock Generation <i>Moorthi Sridharan, Gauri Shanker Singh and Devesh Singh, NIT Tiruchirappalli</i>
Experimental Verification of FPGA Controller Based Series Active Filter <i>Moorthi Sridharan, K. Venkataraman, T.R. Aashish and M.P. Selvan, NIT Tiruchirappalli</i>
Delay Model for VLSI RLCG Global Interconnects Line <i>Rajib Kar, Durbadal Mandal, Anup Bhattacharjee, NIT Durgapur, Amar Babbo, HCST, Mathura, Vikas Maheshwari, ASU, Gurgaon and Brajesh Kumar, F.E.T. Agra College, Agra</i>
Asynchronous 8-bit Pipelined ADC for Self- Triggered Sensor based Applications <i>Ishit Makwana, K. Sivaram Prasad and Anu Gupta, BITS-Pilani, Pilani</i>
Vertical Interconnect Modeling between GCPWs in LTCC Technology <i>K C James Raju and CH L N Pavan, University of Hyderabad, Hyderabad</i>

Poster Presentation

December 7, 2012 (Friday)

Venue: LTC

Time: 1.30 - 3.45

Chair - Subha Mada

TITLE & AUTHOR
Efficient Channel Estimation Technique for LTE Air Interface Madhavi Latha, GITAM Hyderabad, Manda Raj Kaumar ICFAI, Dehradun, R.V. Kumar, IIT-Kharagpur and Badugu Madhuri, AIET, Visakhapatnam
A high speed and area efficient booth recoded Wallace tree multiplier for fast arithmetic circuits Jagadeshwar Rao and Sanjay Dubey, BVRIT, Narsapur
A Robust Approach for Qualitative Compression in JPEG 2000 Standard Shaik Mahaboob Basha, PCE, Nellore and B.C. Jinaga, JNTU Hyderabad
A technique to increase noise-tolerance in dynamic digital circuits Preetisudha Meher and Kamala Mahapatra, NIT Rourkela
BIST Controller with Efficient Decoder and Adder for High Speed Embedded Memory Applications M. Parvathi, MRITS, Hyderabad, N. Vasantha, Vasavi College of Engineering and K. Satya Prasad, JNTU Kakinada