# 2012 Asia Pacific Conference on Postgraduate Research in **Microelectronics and Electronics**

(PrimeAsia 2012)

Hyderabad, India 5 – 7 December 2012



**IEEE Catalog Number: CFP1244H-PRT ISBN:** 

978-1-4673-5065-5

## **Day 2 - December 6, 2012**

9.00 - 10.0	
F 104	Inauguration: Prof. V. S. Rao, Director, BITS Pilani Hyderabad

## Plenary talk

#### Chair - P. V. Ananda Mohan

	Microelectronics-based Implantable Devices for Bio-Medical
10.00 – 11.00	Applications
F 104	Takashi Tokuda
	Nara Institute of Science and Technology, 8916-5 Takayama, Ikoma, Nara,
	630-0192, Japan

## DSP Building Blocks & VLSI Technology (Session – A) Venue: F 104 Chair - P.A. Govindacharyulu

TIME	TITLE / AUTHOR
11.30 – 11.45	A Reconfigurable Parallel Prefix Ling Adder with modified Enhanced A
	Soumya Ganguly, Abhishek Mittal and Syed Ershad Ahmed, BITS-Pilani, Hyderabad Campus
11.45 – 12.00	Design and Error Analysis of a Scale Free CORDIC Unit with
	N Prasad, A4yas Kanta Swain and K. K. Mahapatra, NIT Rourkela
12.00 – 12.15	HotSpot Minimization using Fine-grained DVS Architecture at 90 nm/ Technology
	Rajdeep Mukherjee, Priyankar Ghosh and Ajit Pal, IIT Kharagpur
	Leakage Power Recovery in Spare Cells by using State Dependent ####################################
12.15 – 12.30	Vasantha Kumar B.V.P., Synopsys (India) Pvt Ltd, N.S. Murthy Sharma, BVCE College, Odalarevu, K. Lal Kishore, JNTU Ananthapur and Nitika Goel, NIET, Greater Noida
	A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSIA WWWG Design
12.30 – 12.45	Rajib Kar, NIT Durgapur, Prashant Upadhyay, M.M. University, Solan, Durbadal Mandal, NIT Durgapur and Sakti Ghoshal, NIT Durgapur
10.45 – 11.00	LOBS: Local Background Subtractor for Video Surveillance AMMA
	Kalyan Hati, Pankaj Sa and Banshidhar Majhi, NIT Rourkela

## Keynote Session (Women in Engineering)

#### Chair - Kaleem Fatima

Time / Venue	
	Microelectronics and Opportunities for Women
2.00 - 2.30	Engineers
F 104	Y.V.S. Lakshmi
	Center for Development of Telematics (C-DOT), Bangalore

Venue: F 104

## Women in Engineering (Session B1)

#### Chair - N. Vasantha

Women in Engineering		
TIME	TITLE/AUTHOR	
2.45 – 3.00	Near Lossless Image Compression System //////////////////////	
	A.S. Mamatha and Vipula Singh, RNSIT, karnataka	
3.00 – 3.15	Studies on the dependence of breakdown voltages LDMOS/************************************	
0.00	Roji Marjorie, Saveeta School of Engineering, P.A. Govindacharyulu, Vasavi College of Engineering and K. Lal Kishore, JNTU Anantapur	
3.15 - 3.30	Design of Highly Efficient Charge Pump for Energy Harvesting////////////////////////////////////	
	Shiv Singh and Rajesh Pandava, IIT Hyderabad	
3.30 – 3.45	Design and Analysis of Five Port Router for Network ON CHIPAWAY F  S. Swapna, Ayas Kant Swain and K.K. Mahapatra, NIT- Rourkela	

## Power Electronics (Session B2)

#### Chair - U. M. Rao

Power Electronics		
TIME	TITLE/AUTHOR	
2.45 – 3.00	A Fast Hysteretic Buck DC-DC Converter with Start-up Overshoot   Suppression Technique  Kun Chun Chang, National Central University, Jhongli, Taiwan, Chin-Long Wey, National Chiao Tung University, Hsinchu, Taiwan	
3.00 – 3.15	Bidirectional Flyback DC-DC Converter for Hybrid Electric Vehicle: Awwwww. F Utility, Working and PSPICE Computer Model  Mohd. Kashif, Aligarh Muslim University, Aligarh	
3.15 – 3.30	A Voltage-Mode Hysteretic Boost DC-DC Converter with Dual AWA WARNAM I Control Modes  Chung-Hsien Hsu, Tai-Wei Chang, National Central University, Jhongli, Taiwan and Chin-Long Wey, National Chiao Tung University, Hsinchu, Taiwan	
3.30 – 3.45	Comparison of Three Popular Control Strategies Used in Shunt WWWWWW G Active Power Filters  Anant Naik and Uday Kumar Yaragatti, NITK Surathkal	

## Digital Design (Session C1)

#### Chair - S.K. Sahoo

	DIGITAL DESIGN
TIME	TITLE/AUTHOR
4.30 – 4.45	Variable Input Delay CMOS logic for Dynamic IR Drop Reduction A. Vasantha Kumar B.V.P., Synopsys (India) Pvt. Ltd, Lal Kishore, JNTU Ananthapur, N.S. Murthy Sharma, BVCE, Odalarevu and A. Rajakumari, BVRIT, Narsapur
4.45 – 5.00	Design of Encoder for Ternary Logic Circuits AMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM

## Chair - Banakara Basavaraja

POWER ELECTRONICS		
TIME	TITLE/AUTHOR	
	Harmonic Load Impedance modeling of Television Set using AWW XW J Kalman filtering algorithm and Experimental Verification	
4.30 – 4.45	Sunil Kumar Gunda, T. Ravi Kumar and D.V.S.S. Siva Sarma, NIT Warangal	
	(Presenting by Banakara BasavaRaja)	
	Control of Buck Converter by Polynomial, PID and PD Controllers A	
4.45 – 5.00	Madhu kiran, Thota Saradhi, Blekinge Institute of Technology (BTH), Karlskrona, Sweden, Bitra Sridhar and Kanupuru Dileesh, Andhra University, Visakhapatnam	

## **Day 3 - December 7, 2012**

### **Keynote Session**

#### Chair – Y Yoganandam

Time / Venue	
9.00 - 10.00 F 104	Roll out of 3G, 4G and LTE - Progress and Challenges T.H. Chowdary
1 104	Director, Center for Telecom Management & Studies

### VLSI Signal Processing (Image and Video) (Session – D) Venue: F 104

#### **Chair - Kaleem Fatima**

TIME	TITLE/AUTHOR	
10.00 – 10.15	An Efficient, Adaptive Unsharp Masking Based Interpolation for Video Intra####################################	₩F€€
	Aditya Acharya and Sukadev Meher, NIT Rourkela	
	VLSI Architecture for MQ coder in JPEG2000	₩₩F€Î
10.15 -10.30	A.T. Rajesh Kumar, A Sarveswara Rao, NRSC, Hyderbad, Ramulu Gavvala, Madan Mekala, ATRI, Hyderabad and Sharath Chandra, BIET, Hyderabad	
10.30 – 10.45	Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in AWWWW JPEG2000	XXXFFF
	Ramulu Gavvala, Madan Mekala, S Srinivasa Rao, ATRI, Hyderabad and Sharath Chandra, BIET, Hyderabad	
40.45 44.00	Analysis of Propagation Delay in Mixed Carbon Nanotube Bundle as AWW W Global VLSI Interconnects	XXXFFÌ
10.45 – 11.00	Manoj Kumar Majumder, Pankaj Kumar Das, Brajesh Kumar Kaushik and Sudeb Dasgupta, IIT Roorkee	

#### **Keynote Session**

### **Chair – Moorthy Muthukrishnan**

Time / Venue	
11.15 - 11.45	MEMS Technology Development at SITAR
F 104	A Linga Moorthy
	CEO, SITAR (Society for Integrated Circuit Technology and
	Applied Research)

#### Chair - P.V. Ananda Mohan

#### Co - Chair - Ramesh Vaddi

TIME	TITLE/AUTHOR
12.00 – 12.15	Optimized Delay and Power Performances in Multi-layer Graphene AN WARGS Nanoribbon Interconnects  Manoj Kumar Majumder, Narsimha Reddy, Brajesh K. Kaushik,
	Bulusu Anand and Pankaj kumar Das, IIT Roorkee
12.15 - 12.30	Design of an Ultra-Low Powered DC-DC Buck Converter for Wireless AWFG Sensor Networks
	Soumik Sarkar, Ashis Maity and Amit Patra, IIT Kharagpur
12.30 – 12.45	Enhanced Bias-flip Rectifier with Ultra-Low Power control for Piezo AWANTHG Electric Energy Harvester in the Microwatt Application Scenario
12.00 12.40	Ramesh Vaddi, BVRIT, Hyderabad and Sudeb Dasgupta, IIT Roorkee
	Analog visi design of neural network architecture for implementation of
12.45 – 1.00	forward only computation
	Subha Mada, Adoni Arun, Harshvardhan Srivastava and M.B. Srinivas, BITS-Pilani, Hyderabad Campus
	A Low Power CMOS Current Mode Bandgap Reference Circuit with WINTI I Low Temperature Coefficient of Output Voltage
1.00 - 1.15	
	Mahesh Kumar, BITS-Pilani, Hyderabad Campus and Krishna Kumar Movva

## **Keynote Session (Microelectronics Education)**

#### Chair - M.B. Srinivas

Time / Venue	
2.00 - 2.30	VLSI Education : Govt. of India Initiatives
F 104	Debashish Dutta
	Senior Director, Ministry of Information and Communication
	Technologies, Govt. of India

Venue: F 104

## VLSI Routing (Session – F)

#### Chair – K. Subbarangiah

TIME	TITLE/AUTHOR
2.45 – 3.00	Crosstalk Noise Estimation for Generic RLC Trees with Capacitive ₩₩₩ FÍ € Coupling  Rajib Kar, Kapil Khare, Durbadal Mandal, Anup Bhattacharjee, NIT
	Durgapur and Vikas Maheshwari, ASU, Gurgaon
	L2STAR: A Star Type Level-2 2D Mesh Architecture for NoC AWWW Fi
3.00 - 3.15	
	Prasun Ghosal and Tuhin Das, BESU, Shibpur
	Hexagonal Minimum Steiner Tree Construction for Y Architecture: A∰ FÎ €  Case of Non-Manhattan Routing
3.15 - 3.30	Case of Non-Marinallan Routing
	Prasun Ghosal and Arunava Biswas, BESU, Shibpur
	High Speed Architecture for Advanced Encryption Algorithm Fi i
	Poolini Poolin VI E Societyla college of Engry BV Anandollahan
3.30 – 3.45	Rashmi Rachh, KLE Society's college of Engg., P.V. AnandaMohan, Electronics Corporation of India Ltd and B.S. Anami, KLE institute
	of technology

## Nanotechnology (Session – G)

## Chair - N Moorthy Muthukrishnan

TIME	TITLE/AUTHOR
4.45 4.00	Universal Reversible Logic Gate Design For Low Power Computation at ĀĀĀ H Nano-Scale
4.15 – 4.30	Prasun Ghosal, Maumita Maity, BESU, Shibpur and Bishwarup Das, WBUT, Kolkata
	A High-Speed Reversible Low-Power Error Tolerant Adder AWWWW IFT I
4.30 – 4.45	Abdul Raheem, Kaleem Fatima, S. Osman Adil Ahmed, MJCET, Hyderabad and Harsh Gupta, Soctronics
	Available Transfer Capability Enhancement by using Particle Swarm (♣) I Optimization Algorithm based FACTS Allocation
4.45 – 5.00	Satyavarapu Padmavathi - GITAM Hyderabad, Sarat Kumar sahu, MVGR, Vizianagaram, and A. Jayalakshmi, JNTU Hyderabad

Poster Presentation December 6, 2012 (Thursday)

Venue: LTC Time: 1.30 – 4.00

#### Chair - M. Geetha Kumari

#### TITLE & AUTHOR

Optimization of Optical and Electrical Behaviour of Quantum Well based GaN-InGaN##\ Blue LED

Sourav Ghosh, Umesh Gomes and Dhrubes Biswas, IIT Kharagpur

Low Power Low Jitter Phase Locked Loop for High Speed Clock Generation AWWWFJG

Moorthi Sridharan, Gauri Shanker Singh and Devesh Singh, NIT Tiruchirappalli

Experimental Verification of FPGA Controller Based Series Active Filter

Moorthi Sridharan, K. Venkataraman, T.R. Aashish and M.P. Selvan, NIT Tiruchirappalli

Delay Model for VLSI RLCG Global Interconnects Line

Rajib Kar, Durbadal Mandal, Anup Bhattacharjee, NIT Durgapur, Amar Babbo, HCST, Mathura, Vikas Maheshwari, ASU, Gurgaon and Brajesh Kumar, F.E.T.

Agra College, Agra

Asynchronous 8-bit Pipelined ADC for Self- Triggered Sensor based Applications AMICE

Ishit Makwana, K. Sivaram Prasad and Anu Gupta, BITS-Pilani, Pilani

Vertical Interconnect Modeling between GCPWs in LTCC Technology

K C James Raju and CH L N Pavan, University of Hyderabad, Hyderabad

**Poster Presentation** 

December 7, 2012 (Friday)

Venue: LTC Time: 1.30 - 3.45

Chair - Subha Mada

#### **TITLE & AUTHOR**

Efficient Channel Estimation Technique for LTE Air Interface

Madhavi Latha, GITAM Hyderabad, Manda Raj Kaumar ICFAI, Dehradun, R.V. Kumar, IIT-Kharagpur and Badugu Madhuri, AIET, Visakhapatnam

Jagadeshwar Rao and Sanjay Dubey, BVRIT, Narsapur

A Robust Approach for Qualitative Compression in JPEG 2000 Standard

Shaik Mahaboob Basha, PCE, Nellore and B.C. Jinaga, JNTU Hyderabad

A technique to increase noise-tolerance in dynamic digital circuits AWWWWWWWWWWW

Preetisudha Meher and Kamala Mahapatra, NIT Rourkela

BIST Controller with Efficient Decoder and Adder for High Speed Embedded Memory AWCH
Applications

M. Parvathi, MRITS, Hyderabad, N. Vasantha, Vasavi College of Engineering and K. Satya Prasad, JNTU Kakinada