

2012 International Electron Devices Meeting

(IEDM 2012)

**San Francisco, California, USA
10 – 13 December 2012**



**IEEE Catalog Number: CFP12IED-PRT
ISBN: 978-1-4673-4872-0**

TABLE OF CONTENTS

BIO-INTEGRATED ELECTRONICS	1
<i>J. A. Rogers</i>	
STATE OF THE ART TECHNOLOGIES AND FUTURE PROSPECTIVE IN DISPLAY INDUSTRY	5
<i>J.-T. Moon</i>	
ULTIMATE DEVICE TECHNOLOGIES, CORE OF A SUSTAINABLE SOCIETY	9
<i>L. Van Den Hove</i>	
SCALING DIRECTIONS FOR 2D AND 3D NAND CELLS (INVITED)	13
<i>A. Goda, K. Parat</i>	
ULTRA THIN HYBRID FLOATING GATE AND HIGH-K DIELECTRIC AS IGD ENABLER OF HIGHLY SCALED PLANAR NAND FLASH TECHNOLOGY	17
<i>G. S. Kar, L. Breuil, P. Blomme, H. Hody, S. Locorotondo, N. Jossart, O. Richard, H. Bender, G. Van Den Bosch, I. Debusschere, J. Van Houdt</i>	
A HIGHLY SCALABLE 8-LAYER VERTICAL GATE 3D NAND WITH SPLIT-PAGE BIT LINE LAYOUT AND EFFICIENT BINARY-SUM MILC (MINIMAL INCREMENTAL LAYER COST) STAIRCASE CONTACTS	21
<i>S.-H. Chen, H.-T. Lue, Y.-H. Shih, C.-F. Chen, T. H. Hsu, Y.-R. Chen, Y.-H. Hsiao, S.-C. Huang, K.-P. Chang, C.-C. Hsieh, G.-R. Lee, A.-T.-H. Chuang, C.-W. Hu, C.-J. Chiu, L. Y. Lin, H.-J. Lee, F.-N. Tsai, C.-C. Yang, T. Yang, C.-Y. Lu</i>	
ORIGIN OF TRANSIENT V_{TH} SHIFT AFTER ERASE AND ITS IMPACT ON 2D/3D STRUCTURE CHARGE TRAP FLASH MEMORY CELL OPERATIONS	25
<i>J. K. Park, D.-I. Moon, Y.-K. Choi, S. H. Lee, K.-H. Lee, S. H. Pyi, B. J. Cho</i>	
A NEW ERASE SATURATION ISSUE IN CYLINDRICAL JUNCTION-LESS CHARGE-TRAP MEMORY ARRAYS	29
<i>A. Maconi, C. M. Compagnoni, A. S. Spinelli, A. L. Lacaíta</i>	
HIGHLY-SCALABLE THRESHOLD SWITCHING SELECT DEVICE BASED ON CHALCOGENIDE GLASSES FOR 3D NANOSCALED MEMORY ARRAYS	33
<i>M.-J. Lee, D. Lee, H. Kim, H.-S. Choi, J.-B. Park, H. G. Kim, Y.-K. Cha, U.-I. Chung, I.-K. Yoo, K. Kim</i>	
SUB-30NM SCALING AND HIGH-SPEED OPERATION OF FULLY-CONFINED ACCESS-DEVICES FOR 3D CROSSPOINT MEMORY BASED ON MIXED-IONIC-ELECTRONIC-CONDUCTION (MIEC) MATERIALS	36
<i>K. Virwani, G. W. Burr, R. S. Shenoy, C. T. Rettner, A. Padilla, T. Topuria, P. M. Rice, G. Ho, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, M. Brightsky, E. A. Joseph, A. J. Kellock, N. Arellano, B. N. Kurdi, K. Gopalakrishnan</i>	
THRESHOLD VACUUM SWITCH (TVS) ON 3D-STACKABLE AND 4F² CROSS-POINT BIPOLAR AND UNIPOLAR RESISTIVE RANDOM ACCESS MEMORY	40
<i>C. Ho, H.-H. Huang, M.-T. Lee, C.-L. Hsu, T.-Y. Lai, W.-C. Chiu, M. Li, T.-H. Chou, I. Yang, M.-C. Chen, C.-S. Wu, K.-H. Chiang, Y.-D. Yao, C. Hu, F.-L. Yang</i>	
A 22NM SOC PLATFORM TECHNOLOGY FEATURING 3-D TRI-GATE AND HIGH-K/METAL GATE, OPTIMIZED FOR ULTRA LOW POWER, HIGH PERFORMANCE AND HIGH DENSITY SOC APPLICATIONS	44
<i>C.-H. Jan, U. Bhattacharya, R. Brain, S.-J. Choi, G. Curello, G. Gupta, W. Hafez, M. Jang, M. Kang, K. Komeyli, T. Leo, N. Nidhi, L. Pan, J. Park, K. Phoa, A. Rahman, C. Staus, H. Tashiro, C. Tsai, P. Vandervoorn, L. Yang, J.-Y. Yeh, P. Bai</i>	
SWITCHING ENERGY EFFICIENCY OPTIMIZATION FOR ADVANCED CPU THANKS TO UTBB TECHNOLOGY	48
<i>F. Arnaud, N. Planes, O. Weber, V. Barral, S. Haendler, P. Flatresse, F. Nyer</i>	
22NM HIGH-PERFORMANCE SOI TECHNOLOGY FEATURING DUAL-EMBEDDED STRESSORS, EPI-PLATE HIGH-K DEEP-TRENCH EMBEDDED DRAM AND SELF-ALIGNED VIA 15LM BEOL	52
<i>S. Narasimha, P. Chang, C. Ortolland, D. Fried†, E. Engbrecht, K. Nummy, P. Parries, T. Ando, M. Aquilino, N. Arnold, R. Bolam, J. Cai, M. Chudzik, B. Cipriany, G. Costrini, M. Dai, J. Dechene, C. Dewan, B. Engel, M. Gribelyuk, D. Guo, G. Han, N. Habib, J. Holt, D. Ioannou, B. Jagannathan, D. Jaeger, J. Johnson, W. Kong, J. Koshy, R. Krishnan, A. Kumar, M. Kumar, J. Lee, X. Li, C.-H. Lin, B. Linder, S. Lucarini, N. Lustig, P. McLaughlin, K. Onishi, V. Ontalus, R. Robison, C. Sheraw, M. Stoker, A. Thomas, G. Wang, R. Wise, L. Zhuang, G. Freeman, J. Gill, E. Maciejewski, R. Malik, J. Norum, P. Agnello</i>	
ULTRA LOW POWER DESIGN AND FUTURE DEVICE INTERACTIONS (INVITED)	56
<i>A. Amerasekera, C. Bittlestone</i>	

COMPREHENSIVE EXTENSIBILITY OF 20NM LOW POWER/HIGH PERFORMANCE TECHNOLOGY PLATFORM FEATURING SCALABLE HIGH-K/METAL GATE PLANAR TRANSISTORS WITH REDUCED DESIGN CORNER	60
<i>H. Fukutome, K. Y. Cheon, J. P. Kim, J. C. Kim, J. G. Lee, S. Y. Cha, U. J. Roh, S. D. Kwon, D. K. Sohn, S. Maeda</i>	
UTBB FDSOI TRANSISTORS WITH DUAL STI FOR A MULTI-V_T STRATEGY AT 20NM NODE AND BELOW	64
<i>L. Grenouillet, M. Vinet, J. Gimbert, B. Giraud, J. P. Noël, Q. Liu, P. Khare, M. A. Jaud, Y. Le Tiec, R. Wacquez, T. Levin, P. Rivallin, S. Holmes, S. Liu, K. J. Chen, O. Rozeau, P. Scheiblin, E. McLellan, M. Malley, J. Guilford, A. Upham, R. Johnson, M. Hargrove, T. Hook, S. Schmitz, S. Mehta, J. Kuss, N. Loubet, S. Teehan, M. Terrizzi, S. Ponoth, K. Cheng, T. Nagumo, A. Khakifirooz, F. Monsieur, P. Kulkarni, R. Conte, J. Demarest, O. Faynot, W. Kleemeier, S. Luming, B. Doris</i>	
INTRINSIC GRAPHENE/METAL CONTACT (INVITED)	68
<i>K. Nagashio, R. Ifuku, T. Moriyama, T. Nishimura, A. Toriumi</i>	
ELECTROSTATICALLY-REVERSIBLE POLARITY OF DUAL-GATED GRAPHENE TRANSISTORS WITH HE ION IRRADIATED CHANNEL: TOWARD RECONFIGURABLE CMOS APPLICATIONS	72
<i>S. Nakaharai, T. Iijima, S. Ogawa, S. Suzuki, K. Tsukagoshi, S. Sato, N. Yokoyama</i>	
RECORD HIGH CONVERSION GAIN AMBIPOLAR GRAPHENE MIXER AT 10GHZ USING SCALED GATE OXIDE	76
<i>H. Madan, M. J. Hollander, M. Labella, R. Cavaleiro, D. Snyder, J. A. Robinson, S. Datta</i>	
OPTIMIZED SPIN RELAXATION LENGTH IN FEW LAYER GRAPHENE AT ROOM TEMPERATURE	80
<i>Y. Gao, Y. J. Kubo, C.-C. Lin, Z. Chen, J. Appenzeller</i>	
SCALABLE AND FULLY SELF-ALIGNED N-TYPE CARBON NANOTUBE TRANSISTORS WITH GATE-ALL-AROUND	84
<i>A. D. Franklin, S. O. Koswatta, D. Farmer, G. S. Tulevski, J. T. Smith, H. Miyazoe, W. Haensch</i>	
LARGE-SCALE 2D ELECTRONICS BASED ON SINGLE-LAYER MOS₂ GROWN BY CHEMICAL VAPOR DEPOSITION	88
<i>H. Wang, L. Yu, Y.-H. Lee, W. Fang, A. Hsu, P. Herring, M. Chin, M. Dubey, L.-J. Li, J. Kong, T. Palacios</i>	
ADVANCED FLEXIBLE CMOS INTEGRATED CIRCUITS ON PLASTIC ENABLED BY CONTROLLED SPALLING TECHNOLOGY	92
<i>D. Shahrjerdi, S. W. Bedell, A. Khakifirooz, K. Fogel, P. Lauro, K. Cheng, J. A. Ott, M. Gaynes, D. K. Sadana</i>	
FLEXIBLE A-IGZO TFT AMPLIFIER FABRICATED ON A FREE STANDING POLYIMIDE FOIL OPERATING AT 1.2 MHZ WHILE BENT TO A RADIUS OF 5 MM	96
<i>N. Münzenrieder, L. Petti, C. Zysset, G. A. Salvatore, T. Kinkeldei, C. Perumal, C. Carta, F. Ellinger, G. Tröster</i>	
MULTI-BIT-PER-CELL A-IGZO TFT RESISTIVE-SWITCHING MEMORY FOR SYSTEM-ON-PLASTIC APPLICATIONS	100
<i>S.-C. Wu, H.-T. Feng, M.-J. Yu, I.-T. Wang, T.-H. Hou</i>	
ULTRA FLEXIBLE PSEUDO-LAMB WAVE RF RESONATORS BASED ON ZNO/PI AND ALN/PI STRUCTURES	104
<i>C. J. Zhou, Y. Yang, Y. Shu, C. H. Zhang, H. Tian, Z. H. Zhang, D. Xie, T. L. Ren, J. Zhou, B. Feng, H. Jin, S. R. Dong</i>	
MULTILAYER TRANSITION-METAL DICHALCOGENIDE CHANNEL THIN-FILM TRANSISTORS	108
<i>E. S. Kim, S. Kim, Y. S. Lee, S. Y. Lee, S. Lee, W. Choi, H. Peelaers, C. G. Van De Walle, W.-S. Hwang, T. Kosel, D. Jena</i>	
HIGH MOBILITY ZINC OXYNITRIDE-TFT WITH OPERATION STABILITY UNDER LIGHT-ILLUMINATED BIAS-STRESS CONDITIONS FOR LARGE AREA AND HIGH RESOLUTION DISPLAY APPLICATIONS	112
<i>M. Ryu, T. S. Kim, K. S. Son, H.-S. Kim, J. S. Park, J.-B. Seon, S.-J. Seo, S.-J. Kim, E. Lee, H. Lee, S. H. Jeon, S. Han, S. Y. Lee</i>	
50% EFFICIENCY INTERMEDIATE BAND SOLAR CELL DESIGN USING HIGHLY PERIODICAL SILICON NANODISK ARRAY	115
<i>W. Hu, M. Igarashi, M.-Y. Lee, Y. Li, S. Samukawa</i>	
SCALING RULES OF PIEZOELECTRIC NANOWIRES IN VIEW OF SENSOR AND ENERGY HARVESTER INTEGRATION	119
<i>R. Hinchet, J. Ferreira, J. Keraudy, G. Ardila, E. Pauliac-Vaujour, M. Mouis, L. Montès</i>	
A MULTI-PHYSICS SIMULATION TECHNIQUE FOR INTEGRATED MEMS (INVITED)	123
<i>H. Toshiyoshi, T. Konishi, K. Machida, K. Masu</i>	
MOSFET PERFORMANCE AND SCALABILITY ENHANCEMENT BY INSERTION OF OXYGEN LAYERS	127
<i>N. Xu, N. Damrongplasit, H. Takeuchi, R. J. Stephenson, N. W. Cody, A. Yiptong, X. Huang, M. Hytha, R. J. Mears, T.-J. K. Liu</i>	

STRESS SIMULATIONS FOR OPTIMAL MOBILITY GROUP IV P- AND NMOS FINFETS FOR THE 14 NM NODE AND BEYOND	131
<i>G. Eneman, D. P. Brunco, L. Witters, B. Vincent, P. Favia, A. Hikavy, A. De Keersgieter, J. Mitard, R. Loo, A. Veloso, O. Richard, H. Bender, S. H. Lee, M. Van Dal, N. Kabir, W. Vandervorst, M. Caymax, N. Horiguchi, N. Collaert, A. Thean</i>	
IMPACT OF INTERFACE TRAPS ON THE IV CURVES OF INAS TUNNEL-FETS AND MOSFETS: A FULL QUANTUM STUDY	135
<i>M. G. Pala, D. Esseni, F. Conzatti</i>	
A NEW GENERATION OF SURFACE POTENTIAL-BASED POLY-SI TFTS COMPACT MODEL	139
<i>H. Ikeda, N. Sano</i>	
A COMPACT MODEL FOR DOUBLE-GATE TUNNELING FIELD-EFFECT-TRANSISTORS AND ITS IMPLICATIONS ON CIRCUIT BEHAVIORS	143
<i>L. Zhang, J. He, M. Chan</i>	
THE ROLE OF SILICON, SILICON CARBIDE AND GALLIUM NITRIDE IN POWER ELECTRONICS (INVITED)	147
<i>M. Treu, E. Vecino, M. Pippan, O. Häberlen, G. Curatola, G. Deboy, M. Kutschak, U. Kirchner</i>	
GAN GATE INJECTION TRANSISTOR WITH INTEGRATED SI SCHOTTKY BARRIER DIODE FOR HIGHLY EFFICIENT DC-DC CONVERTERS	151
<i>T. Morita, S. Ujita, H. Umeda, Y. Kinoshita, S. Tamura, Y. Anda, T. Ueda, T. Tanaka</i>	
INTEGRATED GATE-PROTECTED HEMTS AND MIXED-SIGNAL FUNCTIONAL BLOCKS FOR GAN SMART POWER ICs	155
<i>A. M. H. Kwan, X. Liu, K. J. Chen</i>	
PERFORMANCE AND RELIABILITY IMPROVEMENT IN SIC POWER MOSFETS BY IMPLEMENTING ALON HIGH-K GATE DIELECTRICS	159
<i>T. Hosoi, S. Azumo, Y. Kashiwagi, S. Hosaka, R. Nakamura, S. Mitani, Y. Nakano, H. Asahara, T. Nakamura, T. Kimoto, T. Shimura, H. Watanabe</i>	
DIAMOND SEMICONDUCTOR JFETS BY SELECTIVELY GROWN N⁺-DIAMOND SIDE GATES FOR NEXT GENERATION POWER DEVICES	163
<i>T. Iwasaki, Y. Hoshino, K. Tsuzuki, H. Kato, T. Makino, M. Ogura, D. Takeuchi, T. Matsumoto, H. Okushi, S. Yamasaki, M. Hatano</i>	
A 10KV VACUUM SWITCH WITH NEGATIVE ELECTRON AFFINITY OF DIAMOND P-I-N ELECTRON EMITTER	167
<i>D. Takeuchi, S. Koizumi, T. Makino, H. Kato, M. Ogura, H. Okushi, H. Ohashi, S. Yamasaki</i>	
THE ULTIMATE CMOS DEVICE AND BEYOND (INVITED)	171
<i>K. J. Kuhn, U. Avci, A. Cappellani, M. D. Giles, M. Haverty, S. Kim, R. Kotlyar, S. Manipatruni, D. Nikonov, C. Pawashe, M. Radosavljevic, R. Rios, S. Shankar, R. Vedula, R. Chau, I. Young</i>	
SUPPRESSING V_T AND G_M VARIABILITY OF FINFETS USING AMORPHOUS METAL GATES FOR 14 NM AND BEYOND	175
<i>T. Matsukawa, Y. Liu, W. Mizubayashi, J. Tsukada, H. Yamauchi, K. Endo, Y. Ishikawa, S.-I. O'Uchi, H. Ota, S. Migita, Y. Morita, M. Masahara</i>	
ROOM-TEMPERATURE CARRIER TRANSPORT IN HIGH-PERFORMANCE SHORT-CHANNEL SILICON NANOWIRE MOSFETS	179
<i>A. Majumdar, S. Bangsaruntip, G. M. Cohen, L. M. Gignac, M. Guillorn, M. M. Frank, J. W. Sleight, D. A. Antoniadis</i>	
POLARITY CONTROL IN DOUBLE-GATE, GATE-ALL-AROUND VERTICALLY STACKED SILICON NANOWIRE FETS	183
<i>M. De Marchi, D. Sacchetto, S. Frache, J. Zhang, P.-E. Gaillardon, Y. Leblebici, G. De Micheli</i>	
A NOVEL SI TUNNEL FET WITH 36MV/DEC SUBTHRESHOLD SLOPE BASED ON JUNCTION DEPLETED-MODULATION THROUGH STRIPED GATE CONFIGURATION	187
<i>Q. Huang, R. Huang, Z. Zhan, Y. Qiu, W. Jiang, C. Wu, Y. Wang</i>	
ELECTRICAL PERFORMANCES OF JUNCTIONLESS-FETS AT THE SCALING LIMIT (L_{CH}=3 NM)	191
<i>S. Migita, Y. Morita, M. Masahara, H. Ota</i>	
300 K OPERATING FULL-CMOS INTEGRATED SINGLE ELECTRON TRANSISTOR (SET)-FET CIRCUITS	195
<i>V. Deshpande, R. Wacquez, M. Vinet, X. Jehl, S. Barraud, R. Coquand, B. Roche, B. Voisin, C. Vizioz, B. Previtali, L. Tosti, P. Perreau, T. Poiroux, M. Sanquer, B. De Salvo, O. Faynot</i>	
RADICALLY EXTENDING THE CYCLING ENDURANCE OF FLASH MEMORY (TO > 100M CYCLES) BY USING BUILT-IN THERMAL ANNEALING TO SELF-HEAL THE STRESS-INDUCED DAMAGE	199
<i>H.-T. Lue, P.-Y. Du, C.-P. Chen, W.-C. Chen, C.-C. Hsieh, Y.-H. Hsiao, Y.-H. Shih, C.-Y. Lu</i>	

QUANTITATIVE AND PREDICTIVE MODEL OF READING CURRENT VARIABILITY IN DEEPLY SCALED VERTICAL POLY-SI CHANNEL FOR 3D MEMORIES	203
<i>M. Toledano-Luque, R. Degraeve, B. Kaczer, B. Tang, P. J. Roussel, P. Weckx, J. Franco, A. Arreghini, A. Suhane, G. Kar, G. Van Den Bosch, G. Groeseneken, J. Van Houdt</i>	
CHARACTERIZATION OF TRAPS IN 3-D STACKED NAND FLASH MEMORY DEVICES WITH TUBE-TYPE POLY-SI CHANNEL STRUCTURE	207
<i>M.-K. Jeong, S.-M. Joe, B.-S. Jo, H.-J. Kang, J.-H. Bae, K.-R. Han, E. Choi, G. Cho, S.-K. Park, B.-G. Park, J.-H. Lee</i>	
DEVICE CONSIDERATIONS FOR HIGH DENSITY AND HIGHLY RELIABLE 3D NAND FLASH CELL IN NEAR FUTURE (INVITED)	211
<i>E.-S. Choi, S.-K. Park</i>	
RRAM SET SPEED-DISTURB DILEMMA AND RAPID STATISTICAL PREDICTION METHODOLOGY	215
<i>W.-C. Luo, J.-C. Liu, H.-T. Feng, Y.-C. Lin, J.-J. Huang, K.-L. Lin, T.-H. Hou</i>	
METHODOLOGY FOR THE STATISTICAL EVALUATION OF THE EFFECT OF RANDOM TELEGRAPH NOISE (RTN) ON RRAM CHARACTERISTICS	219
<i>D. Veksler, G. Bersuker, B. Chakrabarti, E. Vogel, S. Deora, K. Matthews, D. C. Gilmer, H. F. Li, S. Gausepohl, P. D. Kirsch</i>	
A 32NM SRAM RELIABILITY MACRO FOR RECOVERY FREE EVALUATION OF NBTI AND PBTI	223
<i>P. Jain, A. Paul, X. Wang, C. H. Kim</i>	
DESIGN INNOVATIONS TO OPTIMIZE THE 3D STACKABLE VERTICAL GATE (VG) NAND FLASH	227
<i>C.-H. Hung, H.-T. Lue, S.-N. Hung, C.-C. Hsieh, K.-P. Chang, T.-W. Chen, S.-L. Huang, T. S. Chen, C.-S. Chang, W.-W. Yeh, Y.-H. Hsiao, C.-F. Chen, S.-C. Huang, Y.-R. Chen, G.-R. Lee, C.-W. Hu, S.-H. Chen, C.-J. Chiu, Y.-H. Shih, C.-Y. Lu</i>	
RRAM-BASED SYNAPSE FOR NEUROMORPHIC SYSTEM WITH PATTERN RECOGNITION FUNCTION	231
<i>S. Park, H. Kim, M. Choo, J. Noh, A. Sheri, S. Jung, K. Seo, J. Park, S. Kim, W. Lee, J. Shin, D. Lee, G. Choi, J. Woo, E. Cha, J. Jang, C. Park, M. Jeon, B. Lee, B. H. Lee, H. Hwang</i>	
CBRAM DEVICES AS BINARY SYNAPSES FOR LOW-POWER STOCHASTIC NEUROMORPHIC SYSTEMS: AUDITORY (COCHLEA) AND VISUAL (RETINA) COGNITIVE PROCESSING APPLICATIONS	235
<i>M. Suri, O. Bichler, D. Querlioz, G. Palma, E. Vianello, D. Vuillaume, C. Gamrat, B. Desalvo</i>	
A NEUROMORPHIC VISUAL SYSTEM USING RRAM SYNAPTIC DEVICES WITH SUB-PJ ENERGY AND TOLERANCE TO VARIABILITY: EXPERIMENTAL CHARACTERIZATION AND LARGE-SCALE MODELING	239
<i>S. Yu, B. Gao, Z. Fang, H. Yu, J. Kang, H. S. P. Wong</i>	
NOVEL HYBRID DRAM/MRAM DESIGN FOR REDUCING POWER OF HIGH PERFORMANCE MOBILE CPU	243
<i>K. Abe, H. Noguchi, E. Kitagawa, N. Shimomura, J. Ito, S. Fujita</i>	
FIRST DEMONSTRATION OF LOGIC MAPPING ON NONVOLATILE PROGRAMMABLE CELL USING COMPLEMENTARY ATOM SWITCH	247
<i>M. Miyamura, M. Tada, T. Sakamoto, N. Banno, K. Okamoto, N. Iguchi, H. Hada</i>	
SPIN TRANSPORT IN GRAPHENE: FUNDAMENTAL CONCEPTS AND PRACTICAL IMPLICATIONS	251
<i>B. Dlubak, A. Anane, M.-B. Martin, P. Seneor, A. Fert</i>	
THERMAL SPIN TRANSPORT AND APPLICATIONS	255
<i>S. Y. Huang, W. G. Wang, D. Qu, S. F. Lee, J. Kwo, C. L. Chien</i>	
PROGRESS OF STT-MRAM TECHNOLOGY AND THE EFFECT ON NORMALLY-OFF COMPUTING SYSTEMS	259
<i>H. Yoda, S. Fujita, N. Shimomura, E. Kitagawa, K. Abe, K. Nomura, H. Noguchi, J. Ito</i>	
SPIN TRANSPORT IN METAL AND OXIDE DEVICES AT THE NANOSCALE	263
<i>S. Parui, K. G. Rana, T. Banerjee</i>	
ERROR IMMUNITY TECHNIQUES FOR NANOMAGNETIC LOGIC	267
<i>B. Lambson, Z. Gu, J. Bokor, D. Carlton, S. Dhuey, A. Scholl</i>	
BOOLEAN AND NON-BOOLEAN COMPUTATION WITH SPIN DEVICES	271
<i>M. Sharad, C. Augustine, K. Roy</i>	
OPTOFLUIDIC DEVICES AND APPLICATIONS (INVITED)	275
<i>D. Psaltis, W. Song, A. E. Vasdekis</i>	
HYBRID CIS/SI NEAR-IR SENSOR AND 16% PV ENERGY-HARVESTING TECHNOLOGY	279
<i>C.-H. Shen, J.-M. Shieh, T.-T. Wu, U.-P. Chiou, H.-C. Kuo, P. Yu, T.-C. Lu, Y.-L. Chueh, C.-W. Liu, C. Hu, F.-L. Yang</i>	

DEVICE OPTIMIZATION FOR INTEGRATION OF THIN-FILM POWER ELECTRONICS WITH THIN-FILM ENERGY-HARVESTING DEVICES TO CREATE POWER-DELIVERY SYSTEMS ON PLASTIC SHEETS	283
<i>W. Rieutort-Louis, J. S. Robinson, Y. Hu, L. Huang, J. C. Sturm, N. Verma, S. Wagner</i>	
UHF IGZO SCHOTTKY DIODE	287
<i>A. Chasin, S. Steudel, F. Vanaverbeke, K. Myny, M. Nag, T.-H. Ke, S. Schols, G. Gielen, J. Genoe, P. Heremans</i>	
AN INNOVATIVE HEAT HARVESTING TECHNOLOGY (HEATEC) FOR ABOVE-SEEBECK PERFORMANCE	291
<i>O. Puscasu, S. Monfray, G. Savelli, C. Maitre, J. P. Pemeant, P. Coronel, K. Domanski, P. Grabiec, P. Ancey, P. J. Cottinet, D. Guyomar, V. Bottarel, G. Ricotti, I. Bimbaud, F. Boeuf, F. Gaillard, T. Skotnicki</i>	
HIGH EFFICIENCY SILICON AND GERMANIUM STACK JUNCTION SOLAR CELLS	295
<i>D. Kim, Y. Choi, E. C. Do, Y. Lee, Y. G. Kim</i>	
TOWARDS UNDERSTANDING THE ORIGIN OF THRESHOLD VOLTAGE INSTABILITY OF ALGAN/GAN MIS-HEMTS	299
<i>P. Lagger, C. Ostermaier, G. Pobegen, D. Pogany</i>	
CHARACTERIZATION OF TRAPS AND TRAP-RELATED EFFECTS IN RECESSED-GATE NORMALLY-OFF ALGAN/GAN-BASED MOSHEMT	303
<i>J.-H. Bae, I. Hwang, J.-M. Shin, H.-I. Kwon, C. H. Park, J. Ha, J. Lee, H. Choi, J. Kim, J.-B. Park, J. Oh, J. Shin, U.-I. Chung, J.-H. Lee</i>	
A NOVEL DEGRADATION MECHANISM OF ALGAN/GAN/SILICON HETEROSTRUCTURES RELATED TO THE GENERATION OF INTERFACE TRAPS	307
<i>M. Meneghini, M. Bertin, G. Dal Santo, A. Stocco, A. Chini, D. Marcon, P. E. Malinowski, G. Mura, E. Musu, M. Vanzi, G. Meneghesso, E. Zanoni</i>	
ON THE DEGRADATION OF FIELD-PLATE ASSISTED RESURF POWER DEVICES	311
<i>B. K. Boksteen, S. Dhar, A. Ferrara, A. Heringa, R. J. E. Hueting, G. E. J. Koops, C. Salm, J. Schmitz</i>	
FULLY COUPLED THERMOELECTROELASTIC SIMULATIONS OF GAN DEVICES (INVITED)	315
<i>M. G. Ancona</i>	
PHYSICS-BASED GAN HEMT TRANSPORT AND CHARGE MODEL: EXPERIMENTAL VERIFICATION AND PERFORMANCE PROJECTION	319
<i>U. Radhakrishna, L. Wei, D.-S. Lee, T. Palacios, D. Antoniadis</i>	
HIGH-PERFORMANCE INTEGRATED FAN-OUT WAFER LEVEL PACKAGING (INFO-WLP): TECHNOLOGY AND SYSTEM INTEGRATION	323
<i>C. C. Liu, S. M. Chen, F.-W. Kuo, H.-N. Chen, E.-H. Yeh, C.-C. Hsieh, L.-H. Huang, M.-Y. Chiu, J. Yeh, T.-S. Lin, T.-J. Yeh, S. Y. Hou, J.-P. Hung, J.-C. Lin, C.-P. Jou, C.-T. Wang, S. P. Jeng, D. C. H. Yu</i>	
COOLING THREE-DIMENSIONAL INTEGRATED CIRCUITS USING POWER DELIVERY NETWORKS	327
<i>H. Wei, T. F. Wu, D. Sekar, B. Cronquist, R. F. Pease, S. Mitra</i>	
ANALOG AND RF CIRCUITS DESIGN AND FUTURE DEVICES INTERACTION (INVITED)	331
<i>A. Matsuzawa</i>	
A HIGHLY INTEGRATED 65-NM SOC PROCESS WITH ENHANCED POWER/PERFORMANCE OF DIGITAL AND ANALOG CIRCUITS	335
<i>L. T. Clark, D. Zhao, T. Bakhishev, H. Ahn, E. Boling, M. Duane, K. Fujita, P. Gregory, T. Hoffmann, M. Hori, D. Kanai, D. Kidd, S. Lee, Y. Liu, J. Mitani, J. Nagayama, S. Pradhan, P. Ranade, R. Rogenmoser, L. Scudder, L. Shifren, Y. Torii, M. Wojko, Y. Asada, T. Ema, S. Thompson</i>	
IMPROVING ANALOG/RF PERFORMANCE OF MULTI-GATE DEVICES THROUGH MULTI-DIMENSIONAL DESIGN OPTIMIZATION WITH AWARENESS OF VARIATIONS AND PARASITICS	339
<i>Y. Liu, R. Huang, R. Wang, J. Ou, Y. Wang</i>	
STATE-OF-THE-ART GRAPHENE TRANSISTORS ON HEXAGONAL BORON NITRIDE, HIGH-K, AND POLYMERIC FILMS FOR GHZ FLEXIBLE ANALOG NANOELECTRONICS	343
<i>J. Lee, K. N. Parrish, S. F. Chowdhury, T.-J. Ha, Y. Hao, L. Tao, A. Dodabalapur, R. S. Ruoff, D. Akinwande</i>	
DEEP TRENCH CAPACITOR DRIVE OF A 3.3 GHZ UNRELEASED SI MEMS RESONATOR	347
<i>W. Wang, D. Weinstein</i>	
RESONANT-BODY SILICON NANOWIRE FIELD EFFECT TRANSISTOR WITHOUT JUNCTIONS	351
<i>S. T. Bartsch, C. Dupré, E. Ollier, A. M. Ionescu</i>	
LARGE-SCALE ASSEMBLY OF TUNABLE RESONANT-BODY CARBON NANOTUBE TRANSISTORS WITHOUT HYSTERESIS	355
<i>J. Cao, S. T. Bartsch, A. M. Ionescu</i>	

VLSI PLATFORM FOR THE MONOLITHIC INTEGRATION OF SINGLE-CRYSTAL SI NEMS CAPACITIVE RESONATORS WITH LOW-COST CMOS	359
<i>J. Arcamone, M. Savoye, G. Arndt, J. Philippe, C. Marcoux, E. Colinet, L. Duraffourg, T. Magis, M. Laurens, A. Monroy-Aguirre, P. Mazoyer, P. Ancey, P. Robert, E. Ollier</i>	
MONOLITHIC INTEGRATION OF GAN-BASED MICROMECHANICAL RESONATORS AND HEMTS FOR TIMING APPLICATIONS	363
<i>A. Ansari, V. J. Gokhale, J. Roberts, M. Rais-Zadeh</i>	
WEIGHTED ELECTRODE CONFIGURATION FOR ELECTROMECHANICAL COUPLING ENHANCEMENT IN A NEW CLASS OF MICROMACHINED LITHIUM NIOBATE LATERALLY VIBRATING RESONATORS	367
<i>S. Gong, G. Piazza</i>	
PHYSICAL MECHANISM DETERMINING GE P- AND N-MOSFETS MOBILITY IN HIGH N_s REGION AND MOBILITY IMPROVEMENT BY ATOMICALLY FLAT GEO_x/GE INTERFACES	371
<i>R. Zhang, P.-C. Huang, J.-C. Lin, M. Takenaka, S. Takagi</i>	
TOWARDS HIGH MOBILITY GESN CHANNEL NMOSFETS: IMPROVED SURFACE PASSIVATION USING NOVEL OZONE OXIDATION METHOD	375
<i>S. Gupta, B. Vincent, B. Yang, D. Lin, F. Gencarelli, J.-Y. Lin, R. Chen, O. Richard, H. Bender, B. Magyari-Köpe, M. Caymax, J. Dekoster, Y. Nishi, K. C. Saraswat</i>	
TOWARDS DIRECT BAND-TO-BAND TUNNELING IN P-CHANNEL TUNNELING FIELD EFFECT TRANSISTOR (TFET): TECHNOLOGY ENABLEMENT BY GERMANIUM-TIN (GESN)	379
<i>Y. Yang, S. Su, P. Guo, W. Wang, X. Gong, L. Wang, K. L. Low, G. Zhang, C. Xue, B. Cheng, G. Han, Y. C. Yeo</i>	
FIRST EXPERIMENTAL GE CMOS FINFETS DIRECTLY ON SOI SUBSTRATE	383
<i>C.-T. Chung, C.-W. Chen, J.-C. Lin, C.-C. Wu, C.-H. Chien, G.-L. Luo</i>	
HIGH MOBILITY HIGH-K-ALL-AROUND ASYMMETRICALLY-STRAINED GERMANIUM NANOWIRE TRIGATE P-MOSFETS	387
<i>W. Chern, P. Hashemi, J. T. Teherani, T. Yu, Y. Dong, G. Xia, D. A. Antoniadis, J. L. Hoyt</i>	
INAS-SI HETEROJUNCTION NANOWIRE TUNNEL DIODES AND TUNNEL FETS (INVITED)	391
<i>H. Riel, K. E. Moselund, C. Bessire, M. T. Björk, A. Schenk, H. Ghoneim, H. Schmid</i>	
TOWARDS ATOMISTIC SIMULATIONS OF THE ELECTRO-THERMAL PROPERTIES OF NANOWIRE TRANSISTORS (INVITED)	395
<i>M. Luisier</i>	
CURRENT FLUCTUATION IN SUB-NANO SECOND REGIME IN GATE-ALL-AROUND NANOWIRE CHANNELS STUDIED WITH ENSEMBLE MONTE CARLO/MOLECULAR DYNAMICS SIMULATION	399
<i>T. Kamioka, H. Imai, Y. Kamakura, K. Ohmori, K. Shiraishi, M. Niwa, K. Yamada, T. Watanabe</i>	
INSIGHTS ON RADIO FREQUENCY BILAYER GRAPHENE FETS	403
<i>G. Fiori, G. Iannaccone</i>	
A COMPUTATIONAL STUDY OF METAL-CONTACTS TO BEYOND-GRAPHENE 2D SEMICONDUCTOR MATERIALS	407
<i>J. Kang, D. Sarkar, W. Liu, D. Jena, K. Banerjee</i>	
IMPACT OF QUASI-BALLISTIC PHONON TRANSPORT ON THERMAL PROPERTIES IN NANOSCALE DEVICES: A MONTE CARLO APPROACH	411
<i>K. Kukita, I. N. Adisusilo, Y. Kamakura</i>	
PERFORMANCE COMPARISON OF III-V MOSFETS WITH SOURCE FILTER FOR ELECTRON ENERGY	415
<i>K.-T. Lam, Y. C. Yeo, G. Liang</i>	
HIGH PERFORMANCE EXTREMELY THIN SOI (ETSOI) HYBRID CMOS WITH SI CHANNEL NFET AND STRAINED SIGE CHANNEL PFET	419
<i>K. Cheng, A. Khakifirooz, N. Loubet, S. Luning, T. Nagumo, M. Vinet, Q. Liu, A. Reznicek, T. Adam, S. Naczas, P. Hashemi, J. Kuss, J. Li, H. He, L. Edge, J. Gimbert, P. Khare, Y. Zhu, Z. Zhu, A. Madan, N. Klymko, S. Holmes, T. M. Levin, A. Hubbard, R. Johnson, M. Terrizzi, S. Teehan, A. Upham, G. Pfeiffer, T. Wu, A. Inada, F. Allibert, B. Y. Nguyen, L. Grenouillet, Y. Le Tiec, R. Wacquez, W. Kleemeier, R. Sampson, R. H. Dennard, T. H. Ning, M. Khare, G. Shahidi, B. Doris</i>	
PHOSPHORUS DOPED SIC SOURCE DRAIN AND SIGE CHANNEL FOR SCALED BULK FINFETS	423
<i>M. Togo, J. W. Lee, L. Pantisano, T. Chiarella, R. Ritzenthaler, R. Krom, A. Hikavy, R. Loo, E. Rosseel, S. Brus, J. W. Maes, V. Machkaoutsan, J. Tolle, G. Eneman, A. D. Keersgieter, G. Boccardi, G. Mannaert, S. E. Altamirano, S. Locorotondo, M. Demand, N. Horiguchi, A. Thean</i>	
IS STRAIN ENGINEERING SCALABLE IN FINFET ERA?: TEACHING THE OLD DOG SOME NEW TRICKS	427
<i>A. Nainani, S. Gupta, V. Moroz, M. Choi, Y. Kim, Y. Cho, J. Gelatos, T. Mandekar, A. Brand, E.-X. Ping, M. C. Abraham, K. Schuegraf</i>	

IMPACT OF THROUGH SILICON VIA INDUCED MECHANICAL STRESS ON FULLY DEPLETED BULK FINFET TECHNOLOGY	431
<i>W. Guo, G. Van Der Plas, A. Ivankovic, V. Cherman, G. Eneman, B. De Wachter, M. Togo, A. Redolfi, S. Kubicek, Y. Civale, T. Chiarella, B. Vandeveldel, K. Croes, I. De Wolf, I. Debusschere, A. Mercha, A. Thean, G. Beyer, B. Swinnen, E. Beyne</i>	
OPPORTUNITIES AND CHALLENGES IN DEVICE SCALING BY THE INTRODUCTION OF EUV LITHOGRAPHY (INVITED)	435
<i>K. Ronse, P. De Bisschop, G. Vandenberghel, E. Hendrickx, R. Gronheid, A. V. Pret, A. Mallik, D. Verkest, A. Steegen</i>	
EFFECTIVE SCHOTTKY BARRIER HEIGHT MODULATION USING DIELECTRIC DIPOLES FOR SOURCE/DRAIN SPECIFIC CONTACT RESISTIVITY IMPROVEMENT.....	439
<i>K.-W. Ang, K. Majumdar, K. Matthews, C. D. Young, C. Kenney, C. Hobbs, P. D. Kirsch, R. Jammy, R. D. Clark, S. Consiglio, K. Tapily, Y. Trickett, G. Nakamura, C. S. Wajda, G. J. Leusink, M. Rodgers, S. C. Gausepohl</i>	
TI IMPACT IN C-DOPED PHASE-CHANGE MEMORIES COMPLIANT TO PB-FREE SOLDERING REFLOW.....	443
<i>L. Perniola, P. Noé, Q. Hubert, S. Souiki, G. Ghezzi, G. Navarro, A. Cabrini, A. Persico, V. Delaye, D. Blachier, J.-P. Barnes, E. Henaff, M. Tessaire, E. Souchier, A. Roule, F. Fillot, J. Ferrand, A. Fargeix, F. Hippert, J.-Y. Raty, C. Jahan, V. Sousa, G. Torelli, S. Maitrejean, B. De Salvo, G. Reimbold</i>	
HIGH ON/OFF-RATIO P-TYPE OXIDE-BASED TRANSISTORS INTEGRATED ONTO CU-INTERCONNECTS FOR ON-CHIP HIGH/LOW VOLTAGE-BRIDGING BEOL-CMOS I/OS.....	447
<i>H. Sunamura, K. Kaneko, N. Furutake, S. Saito, M. Narihiro, N. Ikarashi, M. Hane, Y. Hayashi</i>	
STATISTICAL MEASUREMENT OF RANDOM TELEGRAPH NOISE AND ITS IMPACT IN SCALED-DOWN HIGH-K/METAL-GATE MOSFETS (INVITED)	450
<i>H. Miki, N. Tega, M. Yamaoka, D. J. Frank, A. Bansal, M. Kobayashi, K. Cheng, C. P. D'Emic, Z. Ren, S. Wu, J.-B. Yau, Y. Zhu, M. A. Guillorn, D.-G. Park, W. Haensch, E. Leobandung, K. Torii</i>	
THE UNDERSTANDING OF MULTI-LEVEL RTN IN TRIGATE MOSFETS THROUGH THE 2D PROFILING OF TRAPS AND ITS IMPACT ON SRAM PERFORMANCE: A NEW FAILURE MECHANISM FOUND	454
<i>E. R. Hsieh, Y. L. Tsai, S. S. Chung, C. H. Tsai, R. M. Huang, C. T. Tsai</i>	
NEW AND CRITICAL ASPECTS OF 1/F NOISE VARIABILITY IN ADVANCED CMOS SOC TECHNOLOGIES.....	458
<i>P. Srinivasan, S. Dey</i>	
AC TRANSCONDUCTANCE: A NOVEL METHOD TO CHARACTERIZE OXIDE TRAPS IN ADVANCED FETS WITHOUT A BODY CONTACT.....	462
<i>X. Sun, N. Xu, F. Xue, A. Alian, F. Andrieu, B. Y. Nguyen, T. Poiroux, O. Faynot, J. Lee, S. Cui, T. P. Ma</i>	
NEW OBSERVATIONS ON AC NBTI INDUCED DYNAMIC VARIABILITY IN SCALED HIGH-K/METAL-GATE MOSFETS: CHARACTERIZATION, ORIGIN OF FREQUENCY DEPENDENCE, AND IMPACTS ON CIRCUITS.....	466
<i>C. Liu, P. Ren, R. Wang, R. Huang, J. Ou, Q. Huang, J. Zou, J. Wang, J. Wu, S. Yu, H. Wu, S.-W. Lee, Y. Wang</i>	
ON THE MICROSCOPIC ORIGIN OF THE FREQUENCY DEPENDENCE OF HOLE TRAPPING IN PMOSFETS	470
<i>T. Grasser, H. Reisinger, K. Rott, M. Toledano-Luque, B. Kaczer</i>	
MICROSCOPIC UNDERSTANDING AND MODELING OF HFO₂ RRAM DEVICE PHYSICS (INVITED)	474
<i>L. Larcher, A. Padovani, O. Pirrotta, L. Vandelli, G. Bersuker</i>	
PHYSICS IN DESIGNING DESIRABLE RERAM STACK STRUCTURE - ATOMISTIC RECIPES BASED ON OXYGEN CHEMICAL POTENTIAL CONTROL AND CHARGE INJECTION/REMOVAL	478
<i>K. Kamiya, M. Y. Yang, B. Magyari-Köpe, M. Niwa, Y. Nishi, K. Shiraishi</i>	
UNDERSTANDING OF THE ENDURANCE FAILURE IN SCALED HFO₂-BASED 1T1R RRAM THROUGH VACANCY MOBILITY DEGRADATION.....	482
<i>Y. Y. Chen, R. Degraeve, S. Clima, B. Govoreanu, L. Goux, A. Fantini, G. S. Kar, G. Pourtois, G. Groeseneken, D. J. Wouters, M. Jurczak</i>	
REAL-TIME STUDY OF SWITCHING KINETICS IN INTEGRATED 1T/ HFO_x 1R RRAM: INTRINSIC TUNABILITY OF SET/RESET VOLTAGE AND TRADE-OFF WITH SWITCHING TIME	486
<i>S. Koveshnikov, K. Matthews, K. Min, D. C. Gilmer, M. G. Sung, S. Deora, H. F. Li, S. Gausepohl, P. D. Kirsch, R. Jammy</i>	
ELECTRODE/OXIDE INTERFACE ENGINEERING BY INSERTING SINGLE-LAYER GRAPHENE: APPLICATION FOR HFO_x-BASED RESISTIVE RANDOM ACCESS MEMORY	489
<i>H.-Y. Chen, H. Tian, B. Gao, S. Yu, J. Liang, J. Kang, Y. Zhang, T.-L. Ren, H. S. P. Wong</i>	

HIGHLY COMPACT 1T-1R ARCHITECTURE (4F² FOOTPRINT) INVOLVING FULLY CMOS COMPATIBLE VERTICAL GAA NANO-PILLAR TRANSISTORS AND OXIDE-BASED RRAM CELLS EXHIBITING EXCELLENT NVM PROPERTIES AND ULTRA-LOW POWER OPERATION	493
<i>X. P. Wang, Z. Fang, X. Li, B. Chen, B. Gao, J. F. Kang, Z. X. Chen, A. Kamath, N. S. Shen, N. Singh, G. Q. Lo, D. L. Kwong</i>	
HFOX BASED VERTICAL RESISTIVE RANDOM ACCESS MEMORY FOR COST-EFFECTIVE 3D CROSS-POINT ARCHITECTURE WITHOUT CELL SELECTOR	497
<i>H.-Y. Chen, S. Yu, B. Gao, P. Huang, J. Kang, H. S. P. Wong</i>	
A NON-LINEAR RERAM CELL WITH SUB-1μA ULTRALOW OPERATING CURRENT FOR HIGH DENSITY VERTICAL RESISTIVE MEMORY (VRRAM)	501
<i>S.-G. Park, M. K. Yang, H. Ju, D.-J. Seong, J. M. Lee, E. Kim, S. Jung, L. Zhang, Y. C. Shin, I.-G. Baek, J. Choi, H.-K. Kang, C. Chung</i>	
MOS INTERFACE AND CHANNEL ENGINEERING FOR HIGH-MOBILITY GE/III-V CMOS (INVITED)	505
<i>S. Takagi, R. Zhang, S.-H. Kim, N. Taoka, M. Yokoyama, J.-K. Suh, R. Suzuki, M. Takenaka</i>	
INTERFACIAL LAYER-FREE ZRO₂ ON GE WITH 0.39-NM EOT, $\kappa \sim 43$, $\sim 2 \times 10^{-3}$ A/CM² GATE LEAKAGE, SS =85 MV/DEC, I_{ON}/I_{OFF} =6$\times 10^5$, AND HIGH STRAIN RESPONSE	509
<i>C.-M. Lin, H.-C. Chang, Y.-T. Chen, I.-H. Wong, H.-S. Lan, S.-J. Luo, J.-Y. Lin, Y.-J. Tseng, C. W. Liu, C. Hu, F.-L. Yang</i>	
FULL LOW TEMPERATURE MICROWAVE PROCESSED GE CMOS ACHIEVING DIFFUSION-LESS JUNCTION AND ULTRATHIN 7.5NM NI MONO-GERMANIDE	513
<i>Y.-J. Lee, S.-S. Chuang, C.-I. Liu, F.-K. Hsueh, P.-J. Sung, H.-C. Chen, C.-T. Wu, K.-L. Lin, J.-Y. Yao, Y.-L. Shen, M.-L. Kuo, C.-H. Yang, G.-L. Luo, H.-W. Chen, C.-H. Lai, M. I. Current, C.-Y. Wu, Y.-M. Wan, T.-Y. Tseng, C. Hu, F.-L. Yang</i>	
AN INTEGRATION PATH FOR GATE-FIRST UTB III-V-ON-INSULATOR MOSFETS WITH SILICON, USING DIRECT WAFER BONDING AND DONOR WAFER RECYCLING	517
<i>L. Czornomaz, N. Daix, D. Caimi, M. Sousa, R. Erni, M. D. Rossell, M. El-Kazzi, C. Rossel, C. Marchiori, E. Uccelli, M. Richter, H. Siegart, J. Fompeyrine</i>	
DEMONSTRATION OF SCALED GE P-CHANNEL FINFETS INTEGRATED ON SI	521
<i>M. J. H. Van Dal, G. Vellianitis, G. Doornbos, B. Duriez, T. M. Shen, C.-C. Wu, R. Oxland, K. Bhuwalka, M. Holland, T. L. Lee, C. Wann, C. H. Hsieh, B. H. Lee, K. M. Yin, Z. Q. Wu, M. Passlack, C. H. Diaz</i>	
TRIANGULAR-CHANNEL GE NFETS ON SI WITH (111) SIDEWALL-ENHANCED ION AND NEARLY DEFECT-FREE CHANNELS	525
<i>S.-H. Hsu, H.-C. Chang, C.-L. Chu, Y.-T. Chen, W.-H. Tu, F. J. Hou, C. H. Lo, P.-J. Sung, B.-Y. Chen, G.-W. Huang, G.-L. Luo, C. W. Liu, C. Hu, F.-L. Yang</i>	
III-V GATE-ALL-AROUND NANOWIRE MOSFET PROCESS TECHNOLOGY: FROM 3D TO 4D	529
<i>J. J. Gu, X. W. Wang, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, P. D. Ye</i>	
EVOLUTION OF OPTICAL STRUCTURE IN IMAGE SENSORS (INVITED)	533
<i>N. Teranishi, H. Watanabe, T. Ueda, N. Sengoku</i>	
SUPPRESSION OF CROSSTALK BY USING BACKSIDE DEEP TRENCH ISOLATION FOR 1.12μM BACKSIDE ILLUMINATED CMOS IMAGE SENSOR	537
<i>Y. Kitamura, H. Aikawa, K. Kakehi, T. Yousyou, K. Eda, T. Minami, S. Uya, Y. Takegawa, H. Yamashita, Y. Kohyama, T. Asami</i>	
HOW TO ACHIEVE ULTRA HIGH PHOTOCONDUCTIVE GAIN FOR TRANSPARENT OXIDE SEMICONDUCTOR IMAGE SENSORS	541
<i>S. Lee, S. Jeon, J. Robertson, A. Nathan</i>	
INGAAS/INP SPAD WITH IMPROVED STRUCTURE FOR SHARP TIMING RESPONSE	545
<i>A. Tosi, F. Acerbi, M. Anti, F. Zappa</i>	
HIGH PHOTOCURRENT AND QUANTUM EFFICIENCY OF GRAPHENE PHOTODETECTOR USING LAYER-BY-LAYER STACK STRUCTURE AND TRAP ASSISTANCE	549
<i>H.-M. Li, T.-Z. Shen, D.-Y. Lee, W. J. Yoo</i>	
A CMOS-MEMS-BASED LABEL-FREE PROTEIN SENSOR FOR HIGH-SENSITIVE AND COMPACT SYSTEM	553
<i>K. Takahashi, R. Ozawa, H. Oyama, M. Futagawa, F. Dasai, M. Ishida, K. Sawada</i>	
EXCEEDING NERNST LIMIT (59MV/PH): CMOS-BASED PH SENSOR FOR AUTONOMOUS APPLICATIONS	557
<i>K. B. Parizi, A. J. Yeh, A. S. Y. Poon, H. S. P. Wong</i>	
THE IMPACT OF ASSIST-CIRCUIT DESIGN FOR 22NM SRAM AND BEYOND	561
<i>E. Karl, Z. Guo, Y.-G. Ng, J. Keane, U. Bhattacharya, K. Zhang</i>	
PROCESS TECHNOLOGY IMPLICATIONS FOR FPGAS (INVITED)	565
<i>D. Lewis, J. Chromczak</i>	

STANDARD CELL LEVEL PARASITICS ASSESSMENT IN 20NM BPL AND 14NM BFF	569
<i>P. Schuddinck, M. Badaroglu, M. Stucchi, S. Demuynck, A. Hikavy, M. Garcia-Bardon, A. Mercha, A. Mallik, T. Chiarella, S. Kubicek, R. Athimulam, N. Collaert, N. Horiguchi, I. Debusschere, A. Thean, L. Altimime, D. Verkest</i>	
UNIFORM METHODOLOGY FOR BENCHMARKING BEYOND-CMOS LOGIC DEVICES	573
<i>D. E. Nikonov, I. A. Young</i>	
TECHNOLOGY ASSESSMENT OF SI AND III-V FINFETS AND III-V TUNNEL FETS FROM SOFT ERROR RATE PERSPECTIVE	577
<i>H. Liu, M. Cotter, S. Datta, V. Narayanan</i>	
IMPACT OF RANDOM TELEGRAPH NOISE ON CMOS LOGIC DELAY UNCERTAINTY UNDER LOW VOLTAGE OPERATION	581
<i>T. Matsumoto, K. Kobayashi, H. Onodera</i>	
UNDERSTANDING METAL OXIDE RRAM CURRENT OVERTHOOT AND RELIABILITY USING KINETIC MONTE CARLO SIMULATION	585
<i>S. Yu, X. Guan, H. S. P. Wong</i>	
ENERGY LANDSCAPE MODEL OF CONDUCTION AND SWITCHING IN PHASE CHANGE MEMORIES	589
<i>M. Rizzi, D. Ielmini</i>	
ELECTROCHEMICAL SIMULATION OF FILAMENT GROWTH AND DISSOLUTION IN CONDUCTIVE-BRIDGING RAM (CBRAM) WITH CYLINDRICAL COORDINATES	593
<i>S. Lin, L. Zhao, J. Zhang, H. Wu, Y. Wang, H. Qian, Z. Yu</i>	
TOPOLOGICAL-INSULATOR-BASED NON-VOLATILE MEMORY CELLS: A QUANTUM DEVICE SIMULATION	597
<i>Y. Lu, J. Guo</i>	
ELECTRIC FIELD INDUCED MAGNETIC SWITCHING AT ROOM TEMPERATURE: SWITCHING SPEED, DEVICE SCALING AND SWITCHING ENERGY	601
<i>K. Ashraf, S. Smith, S. Salahuddin</i>	
A PHYSICAL BASED ANALYTIC MODEL OF RRAM OPERATION FOR CIRCUIT SIMULATION	605
<i>P. Huang, X. Y. Liu, W. H. Li, Y. X. Deng, B. Chen, Y. Lu, B. Gao, L. Zeng, K. L. Wei, G. Du, X. Zhang, J. F. Kang</i>	
MODELING THE VARIABILITY CAUSED BY RANDOM GRAIN BOUNDARY AND TRAP-LOCATION INDUCED ASYMMETRICAL READ BEHAVIOR FOR A TIGHT-PITCH VERTICAL GATE 3D NAND FLASH MEMORY USING DOUBLE-GATE THIN-FILM TRANSISTOR (TFT) DEVICE	609
<i>Y.-H. Hsiao, H.-T. Lue, W.-C. Chen, C.-P. Chen, K.-P. Chang, Y.-H. Shih, B.-Y. Tsui, C.-Y. Lu</i>	
HETEROEPITAXIAL GROWTH AND POWER ELECTRONICS USING ALGAN/GAN HEMT ON SI (INVITED)	613
<i>T. Egawa</i>	
SELF-ALIGNED-GATE GAN-HEMTS WITH HEAVILY-DOPED N⁺-GAN OHMIC CONTACTS TO 2DEG	617
<i>K. Shinohara, D. Regan, A. Corrion, D. Brown, Y. Tang, J. Wong, G. Candia, A. Schmitz, H. Fung, S. Kim, M. Micovic</i>	
EXTREMELY HIGH CURRENT DENSITY OVER 1000 A/CM² OPERATION IN M-PLANE GAN SMALL SIZE LEDS WITH LOW EFFICIENCY DROOP AND METHOD FOR CONTROLLING RADIATION PATTERN AND POLARIZATION	621
<i>A. Inoue, R. Kato, A. Yamada, T. Yokogawa</i>	
ROOM-TEMPERATURE PHOTONIC CRYSTAL NANOCAVITY LIGHT EMITTING DIODES BASED ON GE SELF-ASSEMBLED QUANTUM DOTS	625
<i>X. Xu, T. Maruizumi, Y. Shiraki</i>	
EXCELLENT DEVICE PERFORMANCE OF 3D IN_{0.53}GA_{0.47}AS GATE-WRAP-AROUND FIELD-EFFECT-TRANSISTORS WITH HIGH-K GATE DIELECTRICS	629
<i>F. Xue, A. Jiang, Y.-T. Chen, Y. Wang, F. Zhou, Y.-F. Chang, J. Lee</i>	
20-80NM CHANNEL LENGTH INGAAS GATE-ALL-AROUND NANOWIRE MOSFETS WITH EOT=1.2NM AND LOWEST SS=63MV/DEC	633
<i>J. J. Gu, X. W. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, P. D. Ye</i>	
BENCHMARKING AND IMPROVING III-V ESAKI DIODE PERFORMANCE WITH A RECORD 2.2 MA/CM² PEAK CURRENT DENSITY TO ENHANCE TFET DRIVE CURRENT	637
<i>D. Pawlik, B. Romanczyk, P. Thomas, S. Rommel, M. Edirisooriya, R. Contreras-Guerrero, R. Droopad, W. Loh, M. Wong, K. Majumdar, W. Wang, P. Kirsch, R. Jammy</i>	
STUDY OF PIEZORESISTIVE PROPERTIES OF ADVANCED CMOS TRANSISTORS: THIN FILM SOI, SIGE/SOI, UNSTRAINED AND STRAINED TRI-GATE NANOWIRES	640
<i>M. Cassé, S. Barraud, C. Le Royer, M. Koyama, R. Coquand, D. Blachier, F. Andrieu, G. Ghibaudo, O. Faynot, T. Poiroux, G. Reimbold</i>	

EXPERIMENTAL STUDY OF SELF-HEATING EFFECT (SHE) IN SOI MOSFETS: ACCURATE UNDERSTANDING OF TEMPERATURES DURING AC CONDUCTANCE MEASUREMENT, PROPOSALS OF 2ω METHOD AND MODIFIED PULSED IV	644
<i>N. Beppu, S. Oda, K. Uchida</i>	
BEYOND INTERFACE: THE IMPACT OF OXIDE BORDER TRAPS ON INGAAS AND GE N-MOSFETS	648
<i>D. Lin, A. Alian, S. Gupta, B. Yang, E. Bury, S. Sioncke, R. Degraeve, M. L. Toledano, R. Krom, P. Favia, H. Bender, M. Caymax, K. C. Saraswat, N. Collaert, A. Thean</i>	
ASSESSMENT OF THE STOCHASTIC NATURE OF DIELECTRIC BREAKDOWN IN ADVANCED CMOS TECHNOLOGIES UTILIZING VOLTAGE RAMP STRESS METHODOLOGY	652
<i>A. Kerber, D. Lipp, Y.-Y. Lin</i>	
TEMPERATURE DEPENDENCE OF TDDb VOLTAGE ACCELERATION IN HIGH-κ/SiO₂ BILAYERS AND SiO₂ GATE DIELECTRICS	656
<i>E. Wu, J. Suñé, C. Larow, R. Dufresne</i>	
MINIMIZING THE LOCAL DEFORMATION INDUCED AROUND CU-TSVs AND CUSN/INAU-MICROBUMPS IN HIGH-DENSITY 3D-LSIS	660
<i>M. Murugesan, H. Kobayashi, H. Shimamoto, F. Yamada, T. Fukushima, J. C. Bea, K. W. Lee, T. Tanaka, M. Koyanagi</i>	
INSIGHTS IN LOW FREQUENCY NOISE OF ADVANCED AND HIGH-MOBILITY CHANNEL TRANSISTORS (INVITED)	664
<i>E. Simoen, T. Romeo, L. Pantisano, A. L. Rodríguez, J. A. J. Tejada, M. Aoulaiche, A. Veloso, M. Jurczak, R. Krom, J. Mitard, C. Caillat, P. Fazan, F. Crupi, C. Claeys</i>	
A NOVEL MTJ FOR STT-MRAM WITH A DUMMY FREE LAYER AND DUAL TUNNEL JUNCTIONS	668
<i>K. Tsunoda, H. Noshiro, C. Yoshida, Y. Yamazaki, A. Takahashi, Y. Iba, A. Hatada, M. Nakabayashi, T. Takenaga, M. Aoki, T. Sugii</i>	
IMPACT OF STRAY FIELD ON THE SWITCHING PROPERTIES OF PERPENDICULAR MTJ FOR SCALED MRAM	672
<i>Y.-H. Wang, S.-H. Huang, D.-Y. Wang, K.-H. Shen, C.-W. Chien, K.-M. Kuo, S.-Y. Yang, D.-L. Deng</i>	
HIGH DENSITY ST-MRAM TECHNOLOGY (INVITED)	676
<i>J. M. Slaughter, N. D. Rizzo, J. Janesky, R. Whig, F. B. Mancoff, D. Houssameddine, J. J. Sun, S. Aggarwal, K. Nagel, S. Deshpande, S. M. Alam, T. Andre, P. Lopresti</i>	
IMPACT OF ULTRA LOW POWER AND FAST WRITE OPERATION OF ADVANCED PERPENDICULAR MTJ ON POWER REDUCTION FOR HIGH-PERFORMANCE MOBILE CPU	680
<i>E. Kitagawa, S. Fujita, K. Nomura, H. Noguchi, K. Abe, K. Ikegami, T. Daibou, Y. Kato, C. Kamata, S. Kashiwada, N. Shimomura, J. Ito, H. Yoda</i>	
VOLTAGE-INDUCED SWITCHING OF NANOSCALE MAGNETIC TUNNEL JUNCTIONS	684
<i>J. G. Alzate, P. K. Amiri, P. Upadhyaya, S. S. Cherepov, J. Zhu, M. Lewis, R. Dorrance, J. A. Katine, J. Langer, K. Galatsis, D. Markovic, I. Krivorotov, K. L. Wang</i>	
DESIGN AND PERFORMANCE OF PSEUDO-SPIN-MOSFETS USING NANO-CMOS DEVICES	688
<i>Y. Shuto, S. Yamamoto, H. Sukegawa, Z. C. Wen, R. Nakane, S. Mitani, M. Tanaka, K. Inomata, S. Sugahara</i>	
POSSIBLE ROUTE TO LOW CURRENT, HIGH SPEED, DYNAMIC SWITCHING IN A PERPENDICULAR ANISOTROPY COFEB-MGO JUNCTION USING SPIN HALL EFFECT OF TA	692
<i>D. Bhowmik, L. You, S. Salahuddin</i>	
IMPROVED RELIABILITY AND SWITCHING PERFORMANCE OF ATOM SWITCH BY USING TERNARY CU-ALLOY AND RUTA ELECTRODES	696
<i>M. Tada, T. Sakamoto, N. Banno, K. Okamoto, M. Miyamura, N. Iguchi, H. Hada</i>	
MOLECULAR DYNAMIC SIMULATION STUDY OF STRESS MEMORIZATION IN SI DISLOCATIONS	700
<i>T. M. Shen, Y.-T. Tung, Y.-Y. Cheng, D.-C. Chiou, C.-Y. Chen, C.-C. Wu, Y. M. Sheu, H.-T. Tsai, C. M. Huang, G. Hsieh, G. Tsai, S. Fung, J. Wu, C. H. Diaz</i>	
ANALYSIS OF DOPANT DIFFUSION AND DEFECTS IN SIGE-CHANNEL IMPLANT FREE QUANTUM WELL (IFQW) DEVICES USING AN ATOMISTIC KINETIC MONTE CARLO APPROACH	704
<i>T. Noda, J. Mitard, L. Witters, G. Hellings, C. Vrancken, P. Eyben, A. Thean, N. Horiguchi, W. Vandervorst</i>	
EVIDENCE FOR AN ATOMISTIC-DOPING INDUCED VARIABILITY OF THE BAND-TO-BAND LEAKAGE CURRENT OF NANOSCALE DEVICE JUNCTIONS	708
<i>A. Ghetti, C. M. Compagnoni, L. Digiacomo, L. Vendrame, A. S. Spinelli, A. L. Lacaita</i>	
SIMULATION OF THE EFFECT OF ARSENIC DISCRETE DISTRIBUTION ON DEVICE CHARACTERISTICS IN SILICON NANOWIRE TRANSISTORS	712
<i>M. Uematsu, K. M. Itoh, G. Mil'Nikov, H. Minari, N. Mori</i>	

MODELING OF HOT CARRIER DEGRADATION USING A SPHERICAL HARMONICS EXPANSION OF THE BIPOLAR BOLTZMANN TRANSPORT EQUATION	716
<i>M. Bina, K. Rupp, S. Tyaginov, O. Triebel, T. Grasser</i>	
HYBRID MODELING AND ANALYSIS OF DIFFERENT THROUGH-SILICON-VIA (TSV)-BASED 3D POWER DISTRIBUTION NETWORKS.....	720
<i>Z. Xu, J.-Q. Lu</i>	
A MONTE CARLO SIMULATION OF ELECTRON TRANSPORT IN CU NANO-INTERCONNECTS: SUPPRESSION OF RESISTANCE DEGRADATION DUE TO LER/LWR.....	724
<i>T. Kurusu, H. Tanimoto, M. Wada, A. Isobayashi, A. Kajita, N. Aoki, Y. Toyoshima</i>	
A THERMALLY ROBUST PHASE CHANGE MEMORY BY ENGINEERING THE GE/N CONCENTRATION IN (GE_xN)_xSB_yTE_z PHASE CHANGE MATERIAL	728
<i>H. Y. Cheng, J. Y. Wu, R. Cheek, S. Raoux, M. Brightsky, D. Garbin, S. Kim, T. H. Hsu, Y. Zhu, E. K. Lai, E. Joseph, A. Schrott, S. C. Lai, A. Ray, H. L. Lung, C. Lam</i>	
NON-ARRHENIUS PULSE-INDUCED CRYSTALLIZATION IN PHASE CHANGE MEMORIES.....	732
<i>N. Ciocchini, M. Cassinerio, D. Fugazza, D. Ielmini</i>	
ENGINEERING GRAINS OF GE₂SB₂TE₅ FOR REALIZING FAST-SPEED, LOW-POWER, AND LOW-DRIFT PHASE-CHANGE MEMORIES WITH FURTHER MULTILEVEL CAPABILITIES	736
<i>W. J. Wang, D. Loke, L. T. Law, L. P. Shi, R. Zhao, M. H. Li, L. L. Chen, H. X. Yang, Y. C. Yeo, A. O. Adeyeye, T. C. Chong, A. L. Lacaíta</i>	
A LOW POWER PHASE CHANGE MEMORY USING LOW THERMAL CONDUCTIVE DOPED-GE₂SB₂TE₅ WITH NANO-CRYSTALLINE STRUCTURE	740
<i>T. Morikawa, K. Akita, T. Ohyanagi, M. Kitamura, M. Kinoshita, M. Tai, N. Takaura</i>	
SB-DOPED GES₂ AS PERFORMANCE AND RELIABILITY BOOSTER IN CONDUCTIVE BRIDGE RAM.....	744
<i>E. Vianello, G. Molas, F. Longnos, P. Blaise, E. Souchier, C. Cagli, G. Palma, J. Guy, M. Bernard, M. Reyboz, G. Rodriguez, A. Roule, C. Carabasse, V. Delaye, V. Jousseau, S. Maitrejean, G. Reimbold, B. De Salvo, F. Dahmani, P. Verrier, D. Bretegnier, J. Liebault</i>	
HIGH-K METAL GATE CONTACT RRAM (CRRAM) IN PURE 28NM CMOS LOGIC PROCESS.....	748
<i>W. C. Shen, C. Y. Mei, Y.-D. Chih, S.-S. Sheu, M.-J. Tsai, Y.-C. King, C. J. Lin</i>	
HIGHLY ENDURABLE FLOATING BODY CELL MEMORY: VERTICAL BIRISTOR	752
<i>D.-I. Moon, S.-J. Choi, J.-Y. Kim, S.-W. Ko, M.-S. Kim, J.-S. Oh, G.-S. Lee, M.-H. Kang, Y.-S. Kim, J.-W. Kim, Y.-K. Choi</i>	
ACTIVE WIDTH MODULATION (AWM) FOR COST-EFFECTIVE AND HIGHLY RELIABLE PRAM	756
<i>D. Ha, K. W. Lee, K. R. Sim, J. H. Yu, S. J. Ahn, S. Y. Kim, T. H. An, S. H. Hong, S. K. Kim, J. W. Lee, B. C. Kim, G. H. Koh, S. W. Nam, G. Jeong, C. Chung</i>	
SUB-30 NM INAS QUANTUM-WELL MOSFETS WITH SELF-ALIGNED METAL CONTACTS AND SUB-1 NM EOT HFO₂ INSULATOR	760
<i>J. Lin, D. A. Antoniadis, J. A. Del Alamo</i>	
E-MODE PLANAR LG = 35 NM IN_{0.7}GA_{0.3}AS MOSFETS WITH INP/AL₂O₃/HFO₂ EOT = 0.8 NM) COMPOSITE INSULATOR	764
<i>D.-H. Kim, P. Hundal, A. Papavasiliou, P. Chen, C. King, J. Paniagua, M. Urteaga, B. Brar, Y. G. Kim, J.-M. Kuo, J. Li, P. Pinsukanjana, Y. C. Kao</i>	
ETB-QW INAS MOSFET WITH SCALED BODY FOR IMPROVED ELECTROSTATICS.....	768
<i>T.-W. Kim, D.-H. Kim, D.-H. Koh, R. J. W. Hill, R. T. P. Lee, M. H. Wong, T. Cunningham, J. A. Del Alamo, S. K. Banerjee, S. Oktyabrsky, A. Greene, Y. Ohsawa, Y. Trickett, G. Nakamura, Q. Li, K. M. Lau, C. Hobbs, P. D. Kirsch, R. Jammy</i>	
MECHANISM OF DANGLING BOND ELIMINATION ON AS-RICH INGAAS SURFACE (INVITED)	772
<i>W. Melitz, E. Chagarov, T. Kent, R. Droopad, J. Ahn, R. Long, P. C. McIntyre, A. C. Kummel</i>	
330NM ENHANCEMENT-MODE IN_{0.53}GA_{0.47}AS MOSFETS ON SI SUBSTRATES GROWN BY MOCVD EXHIBITING HIGH TRANSCONDUCTANCE AND LOW ON-RESISTANCE	776
<i>X. Zhou, Q. Li, C. W. Tang, K. M. Lau</i>	
NOVEL GATE-RECESSED VERTICAL INAS/GASB TFETS WITH RECORD HIGH I_{ON} OF 180 μA/μM AT V_{DS} = 0.5 V	780
<i>G. Zhou, R. Li, T. Vasen, M. Qi, S. Chae, Y. Lu, Q. Zhang, H. Zhu, J.-M. Kuo, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, H. Xing</i>	
THE EVOLUTION OF DENSE EMBEDDED MEMORY IN HIGH PERFORMANCE LOGIC TECHNOLOGIES (INVITED)	784
<i>S. S. Iyer</i>	

CHARACTERIZATION OF CHIP-LEVEL HETERO-INTEGRATION TECHNOLOGY FOR HIGH-SPEED, HIGHLY PARALLEL 3D-STACKED IMAGE PROCESSING SYSTEM	788
<i>K. W. Lee, Y. Ohara, K. Kiyoyama, S. Konno, Y. Sato, S. Watanabe, A. Yabata, T. Kamada, J. C. Bea, H. Hashimoto, M. Murugesan, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
NEW CHIP-TO-WAFER 3D INTEGRATION TECHNOLOGY USING HYBRID SELF-ASSEMBLY AND ELECTROSTATIC TEMPORARY BONDING	792
<i>T. Fukushima, H. Hashiguchi, J. Bea, Y. Ohara, M. Murugesan, K.-W. Lee, T. Tanaka, M. Koyanagi</i>	
THINNING, STACKING, AND TSV PROXIMITY EFFECTS FOR POLY AND HIGH-K/METAL GATE CMOS DEVICES IN AN ADVANCED 3D INTEGRATION PROCESS	796
<i>T. Lo, M. F. Chen, S. B. Jan, W. C. Tsai, Y. C. Tseng, C. S. Lin, T. J. Chiu, W. S. Lu, H. A. Teng, S. M. Chen, S. Y. Hou, S. P. Jeng, C. H. Yu</i>	
IMPROVED THERMAL CONDUCTIVITY BY VERTICAL GRAPHENE CONTACT FORMATION FOR THERMAL TSV	800
<i>M. Nihei, A. Kawabata, T. Murakami, M. Sato, N. Yokoyama</i>	
33D FERROELECTRIC-LIKE NVM/CMOS HYBRID CHIP BY SUB-400 °C SEQUENTIAL LAYERED INTEGRATION.....	804
<i>Y.-C. Lien, J.-M. Shieh, W.-H. Huang, W.-S. Hsieh, C.-H. Tu, C. Wang, C.-H. Shen, T.-H. Chou, M.-C. Chen, J. Y. Huang, C.-L. Pan, Y.-C. Lai, C. Hu, F.-L. Yang</i>	
ELECTROMIGRATION EXTENDIBILITY OF CU(MN) ALLOY-SEED INTERCONNECTS, AND UNDERSTANDING THE FUNDAMENTALS	808
<i>T. Nogami, C. Penny, A. Madan, C. Parks, J. Li, P. Flaitz, A. Uedono, S. Chiang, M. He, A. Simon, T. Bolom, T. Ryan, F. Ito, C. Christiansen, L. Tai, C.-K. Hu, H. Kim, X. Zhang, K. Tanwar, S. Choi, F. Baumann, R. Davis, J. Kelly, R. Murphy, S. Molis, J. Rowland, P. Dehaven, D. Canaperi, T. Spooner, D. Edelstein</i>	
A 90NM CMOS INTEGRATED NANO-PHOTONICS TECHNOLOGY FOR 25GBPS WDM OPTICAL COMMUNICATIONS APPLICATIONS	812
<i>S. Assefa, S. Shank, W. Green, M. Khater, E. Kiewra, C. Reinholm, S. Kamlapurkar, A. Rylyakov, C. Schow, F. Horst, H. Pan, T. Topuria, P. Rice, D. M. Gill, J. Rosenberg, T. Barwicz, M. Yang, J. Proesel, J. Hofrichter, B. Offrein, X. Gu, W. Haensch, J. Ellis-Monaghan, Y. Vlasov</i>	