

Advanced Metallization Conference 2012

**Albany, New York, USA
9-11 October 2012**

ISBN: 978-1-62276-999-5

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2013)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

SESSION 1: KEYNOTE ADDRESS I

Nanomanufacturing by Self-Assembly	N/A
<i>Mark Touminen</i>	

SESSION 2: INTEGRATION I

Advanced Caps for Cu Interconnects	N/A
<i>Son Nguyen</i>	
Analysis of Pore Sealing Processes and TiN Diffusion Barrier Deposition on a Porous Ultra Low-k Dielectric by Ellipsometric Porosimetry and PALS	1
<i>Nicole Ahner, R. Ecke, S. E. Schulz, M. Jungmann, R. Krause-Rehberg, M. Butterling, W. Anwand, A. Wagner, A. Preusse</i>	
Porous SiCOH Dielectrics for Enhanced Mechanical Strength in the BEOL	N/A
<i>Stephen Gates</i>	

SESSION 3: PROCESS/METALLIZATION

A Manufacturing View on ALD Applications	N/A
<i>Michael Friedmann</i>	
Enabling Sub-20nm Cu Metallization with PEALD Ru-TiN Barrier and ELD Seed	11
<i>Yong Kong Siew, Johan Swerts, Dries Dictus, Zaid El-Mekki, Silvia Armini, Yezdi Dordi, Alex Yoon, Artur Kolics, Yohan Barbarin, Kristof Croes, Juergen Boemmels, Zsolt Tokei</i>	
Electron Scattering at Surfaces and Grain Boundaries in Metal Thin Films and Wires	N/A
<i>Daniel Gall</i>	

SESSION 4: NOVEL COMPONENTS/BARRIER

Non-Volatile Memory and Interconnect Considerations	N/A
<i>Roger Cheek</i>	
Voltage Regulators for Continued Processor Scalability	N/A
<i>Ken Shepard</i>	
Adhesion and Nucleation Property of CVD-Cu with ALD-Co(W) Film as Cu Diffusion Barrier and Adhesion Promoting Layer in Future ULSI Interconnects	20
<i>Kohei Shima, H. Shimizu, T. Mosose, Y. Shimogaki</i>	
Interconnect Material Choices for Future Scaled Devices	29
<i>Gregory Fritz, Adam Pyzyna, Zhen Zhang, Cyril Cabral, Kenneth Rodbell, Robert Wisnieff</i>	
Extreme Bottom-Up Filling of Through Silicon Vias: Experiment and Explanation	36
<i>Daniel Jossell, T. P. Moffat, D. Wheeler</i>	

SESSION 5: POSTER SESSION

Impacts of Thermo-Mechanical Stresses on Bumpless Chip in Stacked Wafer Structure	51
<i>Yoriko Mizushima, Hideki Kitada, Chihiro J. Uchibori, Nobuhide Maeda, Shoichi Kodama, Youngsuk Kim, Koji Fujimoto, Seiichi Yoshimi, Tomoji Nakamura, Takayuki Ohba</i>	
Barrier Performance for Low Carbon Ruthenium-Phosphorus Alloy Films Grown by Chemical Vapor Deposition	52
<i>Daniel Bost, John G. Ekerdt</i>	
Effects of Suppressor Properties on the Gap-Fill Process in Damascene Interconnects	53
<i>Kevin Ryan, Kathleen Dunn, Jobert Van Eijsden, James Adolf</i>	
Ni Electroless Deposition for Advanced Silicidation Applied to sub-20nm CMOS Transistors	54
<i>Claire Fournier, Frédéric Gaillard, Fabrice Nemouchi, Patrice Gergaud</i>	

SESSION 6: KEYNOTE ADDRESS II

Emerging Technologies for Interconnects	N/A
<i>Gurtej Sandhu</i>	

SESSION 7: 3D

High-Bandwidth Interconnects for 3D ICs	N/A
<i>Robert Geer</i>	
3D Stacking Technology Developments In ASET (Process and Demonstrators)	55
<i>Hiroaki Ikeda</i>	
Elimination of Pattern Density Effect for ECD Process on Via-middle 3D TSV	75
<i>C. L. Lin, C. M. Hsu, J. F. Lin, Jerander Lai, W. C. Tsao, Welch Lin, C. C. Huang, J. Y. Wu, H. R. Tsai, M. C. Tsai</i>	
Development of Dielectric Polymer Etching for Chip-on-Wafer Process using Bump-less Off-Chip-Via Interconnects	80
<i>Seiichi Yoshimi, M. Akazawa, K. Fujimoto, K. Suzuki, N. Maeda, Y. S. Kim, H. Kitada, S. Kodama, Y. Mizushima, T. Ohba</i>	

SESSION 8: RELIABILITY I

Porosity and Solvent Diffusion in Low-Network by Ellipso-Porosimetry and Positron Annihilation Techniques	94
<i>Matthieu Lépinay, N. Djourelou, H. Marinov, L. Broussous, K. Courouble, C. Licitra, F. Bertin, V. Rouessac, A. Ayrat</i>	

SESSION 10: BARRIER

Process Design for Co(W) Alloy Films as a Single Layered Barrier/Liner Layer for 14nm Generation Cu-Interconnect	103
<i>Hideharu Shimizu, Akihito Kumamoto, Kohei Shima, Yudai Suzuki, Takeshi Momose, Yukihiro Shimogaki</i>	
Simultaneous Formation of a Metallic Mn Layer and a MnO_x / MnSi_xO_y Barrier Layer by Chemical Vapor Deposition at 250°C	109
<i>Junichi Koike, A. Kurokawa, Y. Sutou, T. Hamada, K. Matsumoto, H. Nagai, K. Maekawa, H. Kanato</i>	
Metallization Challenges of Barrier and Seedlayer Deposition for Redistribution Layers an Artificial Wafers for eWLB Packaging	118
<i>Jürgen Förster, Michael Graf, Thorsten Meyer, Urs Elrod, Dmitrij Bogdanov, Georg Seidemann</i>	
Line-Resistance and Metal Gap-Fill Benchmarking of ALD TaN on 14-nm- Groundrule Cu Interconnect Test Structures	N/A
<i>Andrew Simon</i>	

SESSION 11: INTEGRATION II

Wafer Level Approaches for Carbon Nanotube Integration in Interconnects and MEMS/NEMS	128
<i>Sascha Hermann, Stefan E. Schulz, Thomas Gessner</i>	
56nm-pitch BEOL Integration with Multiple Exposure Patterning Scheme	141
<i>Masayoshi Tagami, J. H.-C. Chen, S. S.-C. Fan, C. Waskiewicz, S-T. Chen, H. Shobha, N. Saulnier, C. Koay, Y. Xu, C-H. Tseng, Y. Yin, E. Soda, Y. Mignot, M. Beard, B. Morris, D. Horak, S. Mignot, O. Van Der Straten, J. Kelly, M. Sankarapandian, D. Canaperi, E. McLellan, C. Boye, T. Levin, J. Li, J. Demarest, S. Choi, E. Huang, L. Liemann, B. Haran, J. C. Arnold, M. Colburn, L. Clevenger, T. Spooner</i>	
Evaluation of Metal Gate Resistance Reduction on 28nm HKMG Process	154
<i>M. C. Tsai, H. F. Huang, C. M. Hsu, C. M. Cheng, C. H. Chen, W. Y. Chen, C. Y. Sun, C. L. Lin, J. F. Lin, J. Y. Wu</i>	
High Performance Cu/ULK (k-2.3) Integration with Reliability for 14nm Technology Node and Beyond	161
<i>Seunghyuk Choi, Tae-Jin Yim, Kyu-Hee Han, Ock-Hee Park, Sanghoon Ahn, Gilheyun Choi, Ho-Kyu Kang, Chilhee Chung</i>	
Correlative Effects and Factors of Advanced Sheet Resistance Control on Beol Copper CMP beyond 28nm Technology Node	167
<i>Y. M. Lin, Y. L. Hsieh, H. K. Hsu, W. C. Lin, C. H. Chen, W. C. Tsao, C. W. Hsu, R. P. Huang, Kent Liu, C. C. Huang, M. C. Tasi, J. Y. Wu</i>	

Integration of Magnetic Materials into on-Chip Inductor for RF Applications	173
<i>Hongbin Yu</i>	

SESSION 12: RELIABILITY II

Reliability Challenges for Automotive Semiconductor Devices: The Power Metal Perspective	183
<i>Michael Nelhiebel</i>	
Reliability Tests of Electroless Barriers against Copper Diffusion under Bias Temperature Stress with n- and p-Type Substrates	N/A
<i>Kazuyoshi Ueno</i>	
Bipolar Applied Field Experiments to Characterize Dielectric Relaxation and Describe Charge Transport in Low-k Materials	196
<i>Juan Borja, Joel L. Plawsky, T.-M. Lu, William N. Gill</i>	

SESSION 13: EMERGING

Emerging Memory	N/A
<i>Michael Gaidis</i>	
Hexagonal BN(0001): An Enabling Technology for Graphene-Based Devices	204
<i>J. A. Kelber</i>	
Mn-Cu Films Formed From Bimetallic Nanoparticles Generated in Situ in Ionic Liquids	214
<i>Paul-Henri Haumesser, P. Arquillière, K. Szeto, C. C. Santini</i>	
Evaluation of a Co Amidinate for ALD on Cu Features	225
<i>Tyler Elko-Hansen, John Ekerdt</i>	
Author Index	