

# **2012 IEEE 14th Electronics Packaging Technology Conference**

## **(EPTC 2012)**

**Singapore**  
**5 – 7 December 2012**



**IEEE Catalog Number: CFP12453-PRT**  
**ISBN: 978-1-4673-4553-8**

## Technical Program

### Technical Session A

Session	Technical Session A1 – Advanced Packaging I
Chair	Dr. Seung Wook Yoon, <i>STATS ChipPAC Ltd, Singapore</i>

**Microstructure and Plating Thickness Analysis of Different Surface Finished Plated Printed Circuit Boards**<sup>3</sup>

*Tama Fouzder, Y. C. Chan, and Daniel K. Chan*

**Center Gate Molding Challenges and Improvements for Cavity Down TBGA Packages**<sup>6</sup>

*Kesvakumar Muniandy, Serene Teh Seoh Hian and Teng Seng Kiong*

### Session

#### Technical Session A2 – Through Silicon Via I

Chair	John Lau, <i>ITRI, Taiwan</i>
-------	-------------------------------

**Wafer Level 3D System Integration Based on Silicon Interposers with Through Silicon Vias**<sup>4</sup>:

*Kai Zoschke, Hermann Oppermann, C.-A. Manier, Ivan Ndip, Rene Puschmann, Oswin Ehrmann, Juergen Wolf and Klaus-Dieter Lang*

**Simultaneously Printing the Redistribution Layer and Filling of TSVs Using a Microengineered Screen**<sup>36</sup>

*Robert W. Kay, Gerard Cummins, Jack Hoyd-Gigg Ng, Jonathan G. Terry, Marc P. Y. Desmulliez and Anthony J. Walton*

**Design Space Exploration of Clock-pumping Techniques to Reduce Through-Silicon-Via (TSV) Manufacturing Cost in 3-D Integration**<sup>3</sup>;

*Awet Yemane Weldezion, Roshan Weerasekara and Hannu Tenhunen*

### Session

#### Technical Session A3 – Interconnection Technologies I

Chair	Ricky S.W. Lee, <i>HKUST, Hong Kong</i>
-------	---

**Evaluation of Laser Solder Ball Jetting for Solder Ball Attachment Process**<sup>45</sup>

*Mian Zhi Ding, Leong Ching Wai, Shiyun Zhang and Vempati Srinivasa Rao*

**Study of Electrical Property of Au-Ge Eutectic Solder Alloys for High Temperature Electronics**<sup>52</sup>

*Lau Fu Long, I Made Riko, Wahyuaji Narotyama Putra, Eric Phua Jian Rong, Lim Jun Zhang, Lim Ju Dy, Wong Chee Cheong, Chen Zhong, Vivek Chidambaram Nachiappan and Gan Chee Lip*

**Out-of-Plane Connection in an Orthogonal Assembly**<sup>56</sup>

*Tan Kwan Ling, Ding Mian Zhi, Yao Lei, Yee Tack Boon, Je Minkyu and Cheng Ming-Yuan*

**Ceramic - Ceramic Joining Using Glass Frit for High Temperature Application**<sup>5</sup>:

*Lim Jun Zhang, Ahmed Sharif, Ho Beng Yeung, Eric Phua Jian Rong, I Made Riko, Lau Fu Long, Lim Ju Dy and Wong Chee Cheong*

<b>Session</b>	<b>Technical Session A4 – Emerging Technologies I</b>
<b>Chair</b>	Mark Porter, <i>Medtronic, USA</i>

**Biocompatible Packaging Development for an Intracranial Microsystem** ""65

*Lim Ruiqi, Tan Ee Lim, Tan Kwan Ling, Margarita Sofia Narducci, Sun Tao and Cheng Ming-Yuan*

**Study of Metal Additives to Alumina Substrate for High Temperature and Pressure Application** ""6:

*I Made Riko, Stevin Snellius Pramana, Eric Phua Jian Rong, Wong Chee Cheong, Chen Zhong, Alfred Tok Ing Yoong and Gan Chee Lip*

**Silicon Micro-Pillar Filter Fabrication for DNA Separation in Lab-on-Chip System** ""74

*Bivragh Majeed, Lei Zhang, Nina Tutunjyan, Ben Jones, Paolo Fiorini and Deniz S. Tezcan*

**A Sensorized Surgical Needle with Miniaturized MEMS Tri-Axial Force Sensor for Robotic Assisted Minimally Invasive Surgery** ""79

*Muhammad Hamidullah, Angel Tsu-Hui Lin, Beibei Han and Yong-Jin Yoon*

<b>Session</b>	<b>Technical Session A5 – Materials and Processes I</b>
<b>Chair</b>	James How, <i>Singapore</i>

**High-Temperature Endurable Encapsulation Material** ""83

*Vivek Chidambaram, Ho Beng Yeung, Chan Yuen Sing and Daniel Rhee MinWoo*

**Study of Thin Film Metallization Adhesion in Ceramic Multichip Module** ""89

*Lim Ju Dy, Eric Phua Jian Rong, I Made Riko, Ahmed Sharif, Lim Jun Zhang, Lau Fu Long, Gan Chee Lip, Chen Zhong, Daniel Rhee MinWoo and Wong Chee Cheong*

**Improvements of Inorganic-Organic Hybrid Polymers as Dielectric and Passivation Material** ""94

*Gerhard Domann, Ruth Houbertz, Joachim Bahr and Christine Spitzlei*

**Study on Creep Fatigue behaviour of Soft Solders Die Attach for Power Package Applications** ""99

*Dandong Ge, F. X. Che, Yik Siong Tay, Swee Lee Gan and Mohamad Yazid*

**Technical Session B**

<b>Session</b>	<b>Technical Session B1 – Electrical Modelling and Simulations I</b>
<b>Chair</b>	Ivan Ndip, <i>Fraunhofer IZM Technical University Berlin, Germany</i>

**A 135GHz Slotline Bandpass Filter Using Silicon/Membrane Technology** "": 6

*Rui Li, Cheng Jin, Kumar Praveen Sampath, Min Tang, Soon Wee Ho and Siong Chiew Ong*

**A Novel Design of Capacitive Micromachined Ultrasonic Transducers for Therapeutic Ultrasound** "": :

*M. J. Wang, A. B. Randles, J. M. Tsai and Y. F. Zhou*

**Through-Silicon Interposer (TSI) Co-Design Optimization for High Performance Systems** ""; 5

*Joseph Romen Cubillo, Roshan Weerasekera, Guruprasad Katti and Robert Patti*

**Comparative Analysis of High-Frequency Transitions in Embedded Wafer Level BGA (eWLB) and Quad Flat no Leads (VQFN) Packages** ""; :

*E. Selzer, M. Wojnowski, G. Sommer and R. Weigel*

**Design and Implementation of Magnetically Coupled Current Probe for Monitoring Simultaneous Switching Current in Package** ""325

*Changhyun Cho, Jonghyun Cho, Jonghoon J. Kim, Joungho Kim and Jun So Pak*

<b>Session</b>	<b>Technical Session B2 – Mechanical Modelling and Simulations I</b>
<b>Chair</b>	Masazumi Amagai, <i>Texas Instruments, Japan</i>

**Thermo-Mechanical Simulations of an Open Tungsten TSV** ""329""

*Anderson P. Singulani, Hajdin Ceric and Siegfried Selberherr*

**The Effect of TSV Design Parameters on the Manufacturability of TSV Interposers** ""334

*Y. Sing Chan, Hong Yu Li and Xiaowu Zhang*

**Impact of Advanced Materials on Power Cycling Performance and Process Dependent Stresses of QFN** ""33;

*Ho Siow Ling, Eva Wai Leong Ching, Germaine Hoe Yen Yi and Min Woo Daniel Rhee*

**Finite Element Simulations of Stresses in CUP Bond Pads of Al-SiO<sub>2</sub> Interconnect** ""347

*Stevan G. Hunter, Ryan Gohnert, Alan J. Dutton and D. Subbaram Naidu*

**The Effects of Rate-Dependent Material Properties and Geometrical Characteristics on**

**Thermomechanical behavior of TQFP Package** ""353

*Emad A. Poshtan, Sven Rzepka, Bernhard Wunderle, Christian Silber, Thomas von Bargen and Bernd Michel*

<b>Session</b>	<b>Technical Session B3 – Thermal Characterisation and Cooling Solutions I</b>
<b>Chair</b>	Choo Kok Fah, <i>Temasek Laboratories @ Nanyang Technological University, Singapore</i>

**An Analytical Thermal and Stress Analysis Tool for Die Attach Optimization in GaN Power Amplifier (PA) Applications** ""358

*Quan Qi and Dean Monthei*

**Effect of Working Fluids on Thermal Characteristic of a Closed-Loop Pulsating Heat Pipe Heat Exchanger: A Case of Three Heat Dissipating Devices** ""364

*Niti Kammuang-lue, Phrut Sakulchangsatjatai and Pradit Terdtoon*

**Design Considerations to Enhance Thermal Testability** ""36:

*Zoltan Sarkany and Marta Rencz*

**Thermal Characterization of TSV Array as Heat Removal Element in 3D IC Stacking** ""375

*L. Zhang, H. Y. Li, G. Q. Lo and C. S. Tan*

**[Invited] Rapid Multi-Scale Transient Thermal Modeling of Packaged Microprocessors Using Hybrid Approach** ""379

*Banafsheh Barabadi, Yogendra K. Joshi and Satish Kumar*

<b>Session</b>	<b>Technical Session B4 – Quality and Reliability I</b>
<b>Chair</b>	Werner Kanert, <i>Infineon Technologies, Germany</i>

**Decapsulation of High Pin Count IC Packages with Palladium Coated Copper Wire Bonds using an Atmospheric Pressure Plasma** ""387

*J. Tang, E. G. J. Reinders, C. Th. A. Revenberg, J. B. J. Schelen and C. I. M. Beenakker*

**Copper Wire Bond Reliability Evaluation using a Modular Test Chip** ""392

*A. D. Trigg, Chai Tai Chong, Sheryl Yong Puay Fen, Jasmond Lee Thiam Kwee, Calvin Chua Hung Ming, Sharon Chan Sok Mung, Chen Ping, Vetrivel Periasamy Ganesh, By Low, Tan Lan Chu and Eu Poh Leng*

**Reliability of Isotropic Electrically Conductive Adhesives Under Condensing Humidity Testing** ""396

*Laura Frisk, Sanna Lahokallio, Milad Mostofizadeh, Janne Kiilunen and Kirsi Saarinen*

**Reliability of UHF RFID Tags in Humid Environments** ""3: 2

*Kirsi Saarinen and Laura Frisk*

<b>Session</b>	<b>Technical Session B5 – Materials and Processes II</b>
<b>Chair</b>	Ong Yeow Chon, <i>Micron Semiconductor, Singapore</i>

**Pattern Density Effect on Interfacial Bonding Characteristics of Cu-Cu Direct Bonds for 3D IC Packages** "3: 7  
*J. M. Park, J. B. Kim, J. W. Kim, Y. R. Kim, S. E. Kim and Y. B. Park*

**Wafer Applied and No Flow Underfill Screening for 3D Stacks** "3: ;  
*K. J. Rebibis, C. Gerets, G. Capuz, R. Daily, T. Wang, A. LaManna, F. Duval, A. Miller, R. Guino, R. Peddi, E. Beyne and B. Swinnen*

**Low Temperature Wafer Bonding of CMOS Wafers** "3; 9  
*V. Dragoi, T. Matthias, B. Rebhan and F. Huysmans*

**Wafer Bow of Substrate Transfer Process for GaNLED on Si 8 Inch** "424  
*Nga P. Pham, Maarten Rosmeulen, George Bryce, Deniz S. Tezcan, B. Majeed and Haris Osman*

### Technical Session C

<b>Session</b>	<b>Technical Session C1 – Quality and Reliability II</b>
<b>Chair</b>	Tong-Yan Tee, <i>Silecs International, Singapore</i>

**Brittle Fracture Behavior and Interfacial Reaction of Sn-Ag-Cu Solders on ENIG and ENEPIG Surface Finish** "428"  
*Sang-Hyun Kwon, Kang-Dong Kim, Tae-Ho Lee, Deok-Gon Han, Tae-Hyun Sung, Chang-Woo Lee and Sehoon Yoo*

**Fundamental Study of Fracture Strength of Silicon Dies in Flip-Chip Lidless Packages** "433  
*Ravi Subramaniam Sathanantham, Fang Jie Foo and Zi Ying Oh*

**Effect of Thermomechanical Fatigue on Drop Impact Properties of Sn-Ag-Cu Lead-Free Solder Joints** "437  
*Takayuki Kobayashi, Shinichi Terashima and Masamoto Tanaka*

**Polymeric Reinforcement Approaches and Materials Selection to Improve Board-Level Drop Reliability of SnAgCu Soldered Area Array Packages** "43;  
*Hongbin Shi, Cuihua Tian, Michael Pecht and Toshitsugu Ueda*

<b>Session</b>	<b>Technical Session C2 – Through Silicon Via II</b>
<b>Chair</b>	Tan Juan Boon, <i>Globalfoundries, Singapore</i>

**Wafer Level Packaging of RF MEMS Devices Using TSV Interposer Technology** "453  
*V. N. Sekhar, Justin See Toh, Jin Cheng, Jaibir Sharma, Sanchitha Fernando and Chen Bangtao*

**Room Temperature Debonding - An Enabling Technology for TSV and 3D Integration** "458  
*Thorsten Matthias, Frank Huysmans, Juergen Burggraf, Daniel Burgstaller and Paul Lindner*

**Investigation of 300 mm TSV wafer Flatness with Via Middle Scheme** "462  
*Li Hongyu, Xie Jieli, Li Weihong and Teo Keng Hwa*

<b>Session</b>	<b>Technical Session C3 – Interconnection Technologies II</b>
<b>Chair</b>	Frank Kuechenmeister, <i>Globalfoundries Inc, Germany</i>

**Design and Development of Micro-Sensors for Measuring Localised Stresses during Copper Wirebonding**""466"  
*Xiaowu Zhang, Cheryl S. Selvanayagam, Woon Yik Yong, T. C. Chai and A. D. Trigg*

**Copper Wire Bond Strength Reliability Assessment** ""473  
*BQ Wang, Kerry Davison and John Osenbach*

**Wire Bonding Capillary Vibration Behaviour through Laser Doppler Vibrometry & its Effects on Wire Bonding Responses** ""478  
*Ong Chen Ho and Chua Choon Wee*

**Die Attach Materials Impacts to Copper Wire bonding: New Challenges** ""485  
*Lim Fui Yee and Calvin Lo Wai Yew*

<b>Session</b>	<b>Technical Session C4 – Materials and Processes III</b>
<b>Chair</b>	Charles J. Vath, III, <i>COMSOL Consulting Pte Ltd, Singapore</i>

**Alternative Solution for Non Stick on Pad on Gold Coated Palladium Bond Pad** ""48;  
*Ang Amy, Lee Chai Ying and Arokiasamy Xavier*

**Low Cost Fillers Die Attach Materials Development for Powerpad and Non Powerpad Packages With PPF LDF** ""496  
*Megan Chang and Frank Yu*

**Process Related Challenges for 3D Face to Face Stacking Test Vehicles Using a 40/50µm Pitch CuSn Microbump Configuration** ""49:  
*L. Bogaerts, J. De Vos, C. Gerets, G. Jamieson, K. Vandersmissen and A. La Manna*

**Characterization of Thermally Conductive Underfill Materials for High Performance Flip-Chip Applications** ""4: 5  
*Michelle Chew, Mian Zhi Ding, Eva Wai, Ser Choong Chong, Vempati Srinivasa Rao and Min Woo Daniel Rhee*

<b>Session</b>	<b>Technical Session C5 – Focus Session on Embedded Technologies</b>
<b>Chair</b>	Charles Lee, <i>ASE, Singapore</i>

**Enabling Thin Packages with Embedded Components: A Market Arrives** ""4; 3  
*E. Jan Vardaman, Linda C. Matthew and Karen Carpenter*

**Die Bonding in Embedded Substrates** ""4; 6  
*Hermann Oppermann, Mario Rothermund, Nils Jürgensen, Uno Yen and Kay Essig*

**A Hybrid Panel Embedding Process for Fanout** ""4; 9  
*John Hunt, Kidd Lee, Pie Shih and J. C. Lin*

**3D Embedded Wafer-Level Packaging Technology Development for Smart Card Sip Application**""526  
*G. Parès, C. Bouvier, M. Saadaoui, J. Mazuir, J. Noiray, K. Martinschitz, A. Planchais and G. Simon*

## Technical Session D

Session	Technical Session D1 – Advanced Packaging II
---------	--

Chair	C.H. Toh, <i>Applied Materials, Singapore</i>
-------	---

**Process Development to Enable Die Sorting and 3D IC Stacking** "533

*A. La Manna, R. Daily, G. Capuz, J. De Vos, K. Rebibis, L. Bogaerts, A. Miller and E. Beyne*

**Through Mold Via Technology for Multi-Sensor Stacking** "538

*T. Braun, M. Bründel, K. F. Becker, R. Kahle, K. Piefke, U. Scholz, F. Haag, V. Bader, S. Voges, T. Thomas, R. Aschenbrenner and K. -D. Lang*

**Optimization of Temporary Bonding Through High-Resolution Metrologies to Realize Ultrathin Wafer Handling** "544

*Alvin Lee, Jay Su, Jeremy McCutcheon, Bor Kai Wang, Leon Tsai and Aric Shorey*

Session	Technical Session D2 – Wafer Level Packaging I
---------	--

Chair	Yong Gang Jin, <i>STMicroelectronics, Singapore</i>
-------	---

**A Low Phase Noise VCO in eWLB Package** "548

*Florian Starzer, Alexander Fischer, Herbert Knapp, Rudolf Lachner, Maciej Wojnowski, Linus Maurer and Andreas Stelzer*

**Towards Efficient and Reliable 300mm 3D Technology for Wide I/O Interconnects** "552

*P. Coudrain, J.-P. Colonna, C. Aumont, G. Garnier, P. Chausse, R. Segaud, K. Vial, A. Jouve, T. Mourier, T. Magis, P. Besson, L. Gabette, C. Brunet-Manquat, N. Allouti, C. Laviron, S. Cheramy, E. Saugier, J. Pruvost, A. Farcy and N. Hotellier*

**Study on Mold Flow During Compression Molding for Embedded Wafer Level Package (EMWLP) with Multiple Chips** "558

*Dexter Velez Sorono, Ji Lin, Chai Tai Chong, Ser Choong Chong and Srinivasa Rao Vempati*

**Vacuum Based Wafer Level Encapsulation (WLE) of MEMS Using Physical Vapor Deposition (PVD)** "564

*Bo Woon Soon, Navab Singh, Julius Minglin Tsai and Chengkuo Lee*

Session	Technical Session D3 – Interconnection Technologies III
---------	---

Chair	Aksel Kitoski, <i>Applied Materials, Singapore</i>
-------	--

**Development of a Through-Stack-Via Integrated SRAM Module** "568

*Yunhui Zhu, Xin Sun, Shenglin Ma, Qinghu Cui, Xiao Zhong, Yuan Bian, Meng Chen, Yongqiang Xiao, Runiu Fang, Zhenhua Liu, Zhiyuan Zhu, Xin Gong, Jing Chen, Min Miao, Wengao Lu and Yufeng Jin*

**Thin Glass Substrates Development and Integration for Through Glass Vias (TGV) With Cu Interconnect** "573

*Bor Kai Wang, Yi-An Chen, Aric Shorey and Garrett Piech*

**Silicon Wafer Thinning and Backside Via Exposure By Wet Etching** "577

*Naoya Watanabe, Takumi Miyazaki, Masahiro Aoyagi and Kazuhiro Yoshikawa*

**Development of New TSV Structure Composing of Intermetallic Compounds** "582

*Daquan Yu, Xiaoyang Liu, Ran He, Xiangmeng Jing, Chongshen Song, Fengwei Dai, Yu Sun and Lixi Wan*

<b>Session</b>	<b>Technical Session D4 – Materials and Processes IV</b>
<b>Chair</b>	Y C Mui, <i>AMD, Singapore</i>

**Overcoming Dicing Challenges for Low-K Copper Wafers Using Nickel-Palladium-Gold Bond Pads for Automotive Application** "586

*Tu Anh Tran, Varughese Mathew, Wen Shi Koh, K. Y. Yow and Y. K. Au*

**Process Characterization of Highly Conductive Silver Paste Die Attach Materials for Thin Die on QFN** "594

*Leong Ching Wai, Ding Mian Zhi, Vempati Srinivasa Rao and Min Woo Daniel Rhee*

**Flow Modeling of Die Attach Process and the Optimization of Process Parameters in Advance Packaging** "59;

*Lin Ji, Leong Ching Wai and Min Woo Daniel Rhee*

**Packaging Challenges for Small Die** "5: 6

*Chin Hui Chong and Yong Kian Tan*

<b>Session</b>	<b>Technical Session D5 – Electrical Modelling and Simulations II</b>
<b>Chair</b>	Wui-Weng Wong, <i>Advanced Micro Devices, Singapore</i>

**A Wide Frequency Band Characterization Technique for Multiple-Terminal Discrete Decoupling Capacitors** "5: ;

*Hui-Ying Ng and Wui-Weng Wong*

**Power Distribution Network Design and Characterization Using Virtual Ground Fence** "5; 5

*A. Ege Engin and Jesse Bowman*

**Analysis of Signal Integrity(SI) Robustness in Through-Silicon Interposer (TSI) Interconnects** "5; 9

*Roshan Weerasekera, Joseph Romen Cubillo and Guruprasad Katti*

**Study on Low-Cost QFN Packages for High-Frequency Applications** "623

*Boyu Zheng, Joseph Romen Cubillo, Guruprasad Katti, Cheng Jin, Ranjan Rajoo and Kai Chong Chan*

**Analysis and Comparison of Methods for Extracting the Inductance and Capacitance of TSVs** "629

*Ivan Ndip, Kai Löbbecke, Kai Zoschke, Stephan Guttowski, Jürgen Wolf, Herbert Reichl and Klaus-Dieter Lang*

**Technical Session E**

<b>Session</b>	<b>Technical Session E1 – Advanced Packaging III</b>
<b>Chair</b>	L. C. Tan, <i>Freescale, Malaysia</i>

**Large Die Size Lead Free Flip Chip Ball Grid Array Packaging Considerations for 28nm Fab Technology**"634

*Jerry Liao, Mark Bachman and John Osenbach*

**Development of Hermetic LCP for Electronic Device Packages** "637

*Mark Huang, Charles Chu and Freddy Lim*

**Fine Pitch Solder-Less Bonding Using Ultrasonic Technique** "642

*Ser Choong Chong, Jie Li Aw, Daniel Ismael Cereno, Li Yan Siow, Chee Guan Koh, David Witarasa, Srinivasa Vempati and Tai Chong Chai*

**Stacking of Known Good Rebuilt Wafers with Through Polymer Via Based 3D Interconnect Application to High Speed DDR3** "648

*Jerome Noiray, Christian Val and Pascal Couderc*

**[Invited] Chip-Package Interaction: Challenges and Solutions to Mechanical Stability of Back End of Line at 28nm Node and Beyond for Advanced Flip Chip Application** "652

*Frank Kuechenmeister, Dirk Breuer, Holm Geisler, Jens Paul, Chirag Shah, Kashi Vishwanath Machani, Sven Kosgalwies, Rahul Agarwal and Shan Gao*



<b>Session</b>	<b>Technical Session E2 – Wafer Level Packaging II</b>
<b>Chair</b>	Sangki Hong, <i>Tezzaron Semiconductor (Singapore) Pte Ltd, Singapore</i>

**Mechanical Characterization of Wafer Level Bump-Less Cu-Cu Bonding** "659

*L. Peng, L. Zhang, H. Y. Li, G. Q. Lo and C. S. Tan*

**Substrateless Sensor Packaging Using Wafer Level Fan-Out Technology** "663

*M. Bründel, U. Scholz, F. Haag, E. Graf, T. Braun and K. F. Becker*

**Challenges and Solutions for Ultra-Thin (50 µm) Silicon Using Innovative ZoneBOND™ Process** "667

*K. Vial, A. Jouve, E. Rolland, P. Coudrain, C. Aumont, F. Fournel, M. Pellat, P. Montmeat, N. Allouti, R. Eleouet, M. Argoud, J. Dechamp, L. Bally, L. Vignoud, R. Hida, C. Ratin, T. Magis, V. Loup, R. Kachtouli, L. Gabette, T. Mourier, C. Laviron, S. Cheramy and N. Sillon*

**[Invited] Challenges of Advanced Wafer Level Packaging Technology: Cost-Effectiveness, Integration and Scalability** "673

*Seung Wook Yoon*

<b>Session</b>	<b>Technical Session E3 – Mechanical Modelling and Simulations II</b>
<b>Chair</b>	Chris Bailey, <i>University of Greenwich, United Kingdom</i>

**Fatigue Failure Processes in Pb-Free Solder Joints using Continuum Damage and Cohesive Zone Models** "678

*N. M. Shaffiar, A. F. M. Yamin, W. K. Loh and M. N. Tamin*

**Development of Numerical Modeling Approach on Substrate Warpage Prediction** "684

*Kalyan Biswas, Shiguo Liu, Xiaowu Zhang and T. C. Chai*

**Capturing Interface Toughness Parameters from Shear Testing Using Different Fracture Mechanics Approaches** "689

*J. Auersperg, R. Dudek, B. Brämer, R. Pufall, B. Seiler and B. Michel*

**Modelling Metal Migration for High Reliability Components When Subjected to Thermo-Mechanical Loading** "696

*C. Bailey, X. Zhu, H. Lu and C. Yin*

**[Invited] Warpage Modeling for 3D Packages** "69;

*Masazumi Amagai and Yutaka Suzuki*

<b>Session</b>	<b>Technical Session E4 – Interconnection Technologies IV</b>
<b>Chair</b>	Mohandass Sivakumar, <i>ASM Technology, Singapore</i>

**Development of Copper Wire Bonding on C65 Ni-P/Pd/Au Bond Pad Low-k Wafer with BOA Structure**"6; 2

*Chan Kheng Jin, Ng Bee Poh Christine, Chong Mong Ting and Dan Swee Tong*

**Study of Ag-Alloy Wire in Thermosonic Wire Bonding** "6; ;

*Jie Wu, Tom Rockey, Oranna Yauw, Liming Shen and Bob Chylak*

**Wire Bond and Molding Factors Influencing Bare Cu Wire Surface Conditions** "726

*Chan Wai Kok, Tham Veng Leong and Wang Mei Yong*

<b>Session</b>	<b>Technical Session E5 – Thermal Characterisation and Cooling Solutions II</b>
<b>Chair</b>	Yong Jiun Lee, <i>IME, A*STAR, Singapore</i>

**Submerged Liquid Jet Array Impingement Cooling with High Gravity Effects** "733

*Z. Y. Wang, T. N. Wong, F. Duan, K. C. Toh, K. F. Choo, S. P. Tan, C. V. Loh and Y. W. Leong*

**Measurement of MMIC Gate Temperature using Infrared and Thermoreflectance Thermography** "737

*J. H. L. Ling, A. A. O. Tay, K. F. Choo, W. Chen and D. Kendig*

**Investigation of Flow Boiling Instabilities in Silicon Microgap Heat Sink** "73;

*Tamanna Alam, Poh Seng Lee and Christopher R. Yap*

**Modeling and Characterization of the Thermal Performance of Advanced Packaging Materials in the Flip-Chip BGA and QFN Packages** "747

*Yen Yi Germaine Hoe, Yap Guan Jie, Vempati Srinivasa Rao and Min Woo Daniel Rhee*

**Technical Session F**

<b>Session</b>	<b>Technical Session F1 – Quality and Reliability III</b>
<b>Chair</b>	John Pang, <i>Nanyang Technological University, Singapore</i>

**Non-Destructive Testing of Through Silicon Vias by High-Resolution X-ray/CT Techniques** "755

*Xiangmeng Jing, Daquan Yu and Lixi Wan*

**Advanced Non-destructive Fault Isolation using Computed Tomography in Flip-Chip Devices** "759"

*Z. Syahirah, R. Gopinath and M. Y. Tay*

**Mold Compound Optimization and Certification for Cu Wire Leaded Package** "764

*Teng Seng Kiong, Serene Teh Seoh Hian and Navas Khan*

**[Invited] Chip Package Interaction (CPI): Thermo Mechanical Challenges in 3D Technologies** "769

*M. Gonzalez, B. Vandeveld, A. Ivankovic, V. Cherman, B. Debecker, M. Lofrano, I. De Wolf, G. Beyer, B. Swinnen, Z. Tokei and E. Beyne*

<b>Session</b>	<b>Technical Session F2 – Emerging Technologies II</b>
<b>Chair</b>	Jun Wei, <i>SIMTech, A*STAR, Singapore</i>

**Carbon Nanotubes Post Processing Methods for Improved Film Conductivity** "774

*Ju Nie Tey, Eugene Kok, Haijing Lu and Jun Wei*

**RF Performance of Inkjet and Stencil Printed Traces for Flexible Electronics Applications** "778

*Ying Ying Lim, Yee Mey Goh and Changqing Liu*

**Development and Evaluation of the Porous Au Structure for the Thin Film Encapsulation** "785

*Jae-Wung Lee, Wei-Shan Wang, Jaibir Sharma, Yu-Ching Lin, Masayoshi Esashi, Chen Bangtao and Navab Singh*

**Roll-to-Roll (R2R) Hot Embossing for Structuring 3D Microstructures on Polymer Films** "78:

*X. C. Shan, Mohaime B. Mohahidin and Albert C. W. Lu*

**[Invited] 3D-MID Technology – MEMS Connectivity at System Level** "794

*Nouhad Bachnak*

<b>Session</b>	<b>Technical Session F3 – Thermal Characterisation and Cooling Solutions III</b>
<b>Chair</b>	Kok Chuan Toh, <i>Temasek Laboratories @ Nanyang Technological University, Singapore</i>

**GaN-on-Si Hotspot Thermal Management using Direct-die-attached Microchannel Heat Sink** "799  
*Yong Jiun Lee, Boon Long Lau, Yoke Choy Leong, Kok Fah Choo, Xiaowu Zhang and Poh Keong Chan*

**Thermal, Electrical, Mechanical Analysis and Validation of New Package TLA Developed by UTAC** "7: 4  
*Kian Yeow Gan, Panumard Thammavet, Ting Lee Teh Daniel, Siew Hoon Ore, Jonathan Tamil, Christopher Hunat, Yongbo Yang, Nathapong Suthiwongsunthorn, Ekachai Laihog, Wanpen Wattanakaroon, Saravuth Sirinorakul, Gu Bin, Ang Choon Ghee and Ting Siew Hong*

**Intermittent Spray Cooling – Solution to Optimize Spray Cooling** "7: :  
*Sivanand Somasundaram and Andrew A. O. Tay*

**Comparison of JEDEC Dynamic and Static Test Methods for the Thermal Characterization of Power LEDs** "7: 6  
*Andras Vass-Varnai, John Parry, Gergely Toth, Sandor Ress, Gabor Farkas, Andras Poppe and Marta Rencz*

<b>Session</b>	<b>Technical Session F4 – Materials and Processes V</b>
<b>Chair</b>	Xiaowu Zhang, <i>IME, A*STAR, Singapore</i>

**Impacts of Glass Carriers in Temporary Bonding Process of 3DS-IC Technology** "7: ;  
*Bor Kai Wang, Rachel Lu and Aric Shorey*

**Formation of Solder Cap on Cu Pillar Bump Using Formic Acid Reduction** "824  
*Masaru Morita, Kouichi Okiyama, Taiji Sakai and Nobuhiro Imaizumi*

**Flux Residue Cleaning Process Optimization Effect on Flip Chip Ball Grid Array Reliability** "82:  
*Yap Boon Kar, Noor Azrina Talik, Foong Chee Seng, Leong Hung Yang, R. Vithyacharan and Tan Chou Yong*

**Pre- and Post-Thinning Silicon Thickness Mapping using a High Throughput Defect Inspection System for Advanced 3D IC Packaging** "836  
*Pierre-Yves Guittet, Deepak Shivaprasad, Lars Markwort, Greg Savage, Christoph Kappel and Victor H. Vartanian*

<b>Session</b>	<b>Technical Session F5 – Wafer/Package Testing and Characterisation</b>
<b>Chair</b>	Bruce Kim, <i>University of Alabama, USA</i>

**Design and Manufacture of Noble Probe Card for Testing 3D ICs with TSVs** "83;  
*G. Kimoto, T. Kakinuma, K. Doji and N. Denda*

**Forced-Resonance Test Technique for Multiple Wirebonds in Electronic Packages** "847  
*Sukeshwar Kannan, Bruce Kim and Friedrich Taenzler*

**Modeling, Analysis and Simulation of CNT based TSVs for RF Applications** "853  
*Sukeshwar Kannan, Bruce Kim, Anurag Gupta and Seok-Ho Noh*

**Modeling Multilayer Power/Ground Planes in Printed Circuit Boards and Electronic Packages using Microwave Networks** "859  
*W. Z. Zhang, E. X. Liu and E. P. Li*

**Compact Triple-Mode Microstrip Bandpass Filter** "863  
*Songbai Zhang, Lei Zhu, Rui Li and Cheng Jin*

## Technical Session G

<b>Session</b>	<b>Technical Session G1 – Advanced Packaging IV</b>
----------------	---

<b>Chair</b>	Shiguo Liu, <i>IBIDEN, Singapore</i>
--------------	--------------------------------------

**2L OMEDFC Development for Low Cost & High Performance Application** "867

*Peter Chen, M. Bachman, John Osenbach, Feng Kao, Erik So, Eason Chen, Jun Min Liao and Jui Tsung*

**Processing of Ultrathin Wafers for Power Chip Applications** "86;

*Amarjit Dhadda, Rob Montgomery, Paul Jones, Jason Heirene, Rachel Kuthakis and Florian Bieck*

<b>Session</b>	<b>Technical Session G2 – Mechanical Modelling and Simulations III</b>
----------------	--

<b>Chair</b>	Andrew Tay, <i>National University of Singapore, Singapore</i>
--------------	--

**A Dynamic Study of Pad Structure Impact on Bond Pad/Low-K Layer Stress in Copper Wire Bond**"876

*Y. B. Yang, N. Kumar, D. John, R. Hyman, F. Clive, S. Nathapong and William Ramroth*

**Simulation Approach to Improving BGA Reliability on Coreless Packages** "87;

*Cheryl Selvanayagam and Rathin Mandal*

**Analysis of Cracking in Brittle Substrate** "887

*L. E. Khoong, T. K. Gan and C. S. Poh*

<b>Session</b>	<b>Technical Session G3 – Quality and Reliability IV</b>
----------------	--

<b>Chair</b>	Alastair David Trigg, <i>IME, A*STAR, Singapore</i>
--------------	---

**Whisker Growth from Sn Solder Alloys** "893

*E. R. Crandall, G. T. Flowers, P. Lall and M. J. Bozack*

<b>Session</b>	<b>Technical Session G4 – Materials and Processes VI</b>
----------------	--

<b>Chair</b>	Mark Huang, <i>Unisteel, Singapore</i>
--------------	--

**Study of Pb-free HASL PCB Surface Appearance Impact on 2nd Level Interconnect Solderability**"898

*NG Chee Weng Wayne and Keith Sweatman*

**Effect of Surface Pad Finish on Fracture Mode of Flip Chip Package Under Electro-Migration** "8: 3

*J. H. Lee, J. Y. Kim, S. J. Hong and J. T. Moon*

**Effects of Tacky Flux Formulation on Solder Ball Attach to a Cu-OSP Surface Finish in Air and N<sub>2</sub>**"8: 7

*J. Z. Hussain, S. A. Khoo, C. D. Breach and A. Hawkins*

<b>Session</b>	<b>Technical Session G5 – Emerging Technologies III</b>
----------------	---

<b>Chair</b>	Hermann Oppermann, <i>Fraunhofer IZM, Germany</i>
--------------	---

**Progress Towards Filling Through Silicon Vias With Conductive Ink** "8: 3

*Gerard Cummins, Jack H-G Ng, Robert Kay, Jonathan G. Terry, Marc P. Y. Desmulliez and Anthony J. Walton*

**Implantable Blood Flow Sensor Integrated on Flexible Circuit for Vascular Graft Application** "8: 7

*Li Shiah Lim, Jia Hao Cheong, Jie Li Aw Jerry and Cairan He*

## Posters Session A

### **High-Density DRAM Package Simulation "922**

*Ng Hong Wan*

### **A Study on Evaluation Method for Reliability of Nano-Metal Pastes of High Temperature Resistant of Power Devices "927**

*Mingliang Cui, Toshikazu Oshidari and Qiang Yu*

### **Electrical Test Method and Realized System for High Pin Count Components during Reliability Tests "933**

*Oliver Albrecht, Alexander Klemm, Martin Oppermann and Klaus-Juergen Wolter*

### **Effective 90° Interconnections Using Laser Solder Jetting Technologies for Optical Coherence Tomography Applications "937**

*Winston Sun, Tao Sun, Keith Lim, Mian Zhi Ding, Ruiqi Lim, Badrul Johari, U. S. Dinish and Malini Olivo*

### **Comparisons of the Electrical and Mechanical Reliabilities Between Sn-3.5Ag and Sn-0.7Cu Pb-Free Solder Bumps "93;**

*Sung-Hyuk Kim, Jong-Jin Park, Jae-Myeong Kim, Sehoon Yoo and Young-Bae Park*

### **Fine-Pitch, Low-Volume SoP(Solder-on-Pad) Process "945**

*Ho-Eun Bae, Kwang-Seong Choi, Hyun-Cheol Bae, Yong-Sung Eom and Dong-sik Bae*

### **Compressing Deformation Investigation of Single-Walled Carbon Nanotube Coated with Ni "94:**

*Youkai Chen, Fulong Zhu, Hengyou Liao, WeiZhang and Sheng Liu*

### **Development of a Single Step Via Tapering Etch Process Using Deep Reactive Ion Etching with Low Sidewall Roughness for Through-Silicon Via Applications "954**

*Sampath Kumar Praveen, Muhammad Fariz Mohamed Zain, Zhang Qing Xin and David Johnson*

### **Technology Breakthrough of Die Backside Film Application in Assembly Process for Small Form Factor Package "958**

*Shiau Phing Tang and Seaw Lai Cheah*

### **Preparation of Stable Aqueous Based Ag Nanoparticle Ink with Different Capping Agent for Printing on a Plastic Substrate "962**

*Song Li, Peng Liu, Qisui Wang and Xia Chen*

## Posters Session B

### **Plasma Etching Process of AlN/Mo and Moly for CMOS Compatible MEMS Devices "966**

*Wei Deng, Soon Bo Woon Jeffrey and Tham De Xian*

### **Development of Thermal Test Chip for GaN-on-Si Device Hotspot Characterization "968**

*B. L. Lau, Y. J. Lee, Y. C. Leong, K. F. Choo, X. Zhang and P. K. Chan*

### **Process Development for Thick Polysilicon Film Deposition "974**

*Tang Kum Cheong, Aloysius Tan Kai Yeow and Cheam Daw Don*

### **Fine Pitch Cu Pillar Wafer Process Development and Seed Layer Etching Characterization "977**

*Li Yan Siow, Wei Deng, Qing Xin Zhang, Tai Chong Chai, Chee Guan Koh, David Witarso, Xianfeng Wang, Hongqi Sun, Tomoyuki Ando, Tong Yan Tee and Jason Wong*

### **Copper Filling of TSVs for Interposer Applications "97;**

*N. Jürgensen, Q. H. Huynh, G. Engelmann, H.-D. Ngo, O. Ehrmann, K.-D. Lang, A. Uhlig, T. Dretschkow, D. Rohde, O. Worm and C. Jäger*

### **LED Thermal Management of an Automotive Electronic Control Module with Display "986**

*S. Kesav Kumar, Satishchandra C. Wani and Roland Lee*

### **Design Optimization for Electrical Performance of a LFBGA Package Using EM-field Simulation "992**

*Christopher Hunat, Carolyn Tubillo, Chuen Khiang Wang, Ren Liang and Nathapong Suthiwongsunthorn*