

2013 IEEE 4th Latin American Symposium on Circuits and Systems

(LASCAS 2013)

Cusco, Peru

27 February – 1 March 2013



IEEE Catalog Number: CFP13LAS-PRT
ISBN: 978-1-4673-4897-3

TABLE OF CONTENTS

Closed Form Design of Nearly Equiripple Low-Pass FIR Filters	1
<i>P. Zahradnik, B. Simak, M. Vlcek</i>	
Narrow-Band FIR Filter Sets	5
<i>P. Zahradnik, B. Simak, M. Vlcek</i>	
Analog Circuits for Modeling and Controlling Synchrony in Arrays of Coupled Oscillators	9
<i>A. Petrovas, E. Tamaseviciute, G. Mykolaitis, A. Tamasevicius, R. Stoop</i>	
Application-specific Arithmetic Circuit Design for a Particle Tracking Application	13
<i>T. Kambe, K. Takehara, S. Tsukiyama</i>	
Efficient Online Estimation of Electromechanical Modes in Large Power Systems	17
<i>F. Marco, J. Aplinario Jr., P. Pellanda, N. Martins</i>	
Realization of 4D Lattice Structured Digital Filters	21
<i>M. Kousoulis, G. Antoniou</i>	
Mixed-Mode Biquad Filter Employing Single Active Element	25
<i>F. Kacar, A. Kuntman, H. Kuntman</i>	
A Voltage-Mode Boost DC-DC Converter with a Constant-Duty-Cycle Pulse Control	29
<i>C. Wey, C. Hsu, T. Chang</i>	
On Fault Classification in Rotating Machines using Fourier Domain Features and Neural Networks	33
<i>A. Lima, T. Prego, S. Netto, E. Silva, R. Gutierrez, U. Monteiro, A. Troyman, F. Silveira, L. Vaz</i>	
Low Power Low Noise Bio-Amplifier with Adjustable Gain for Digital Bio-Signals Acquisition Systems	37
<i>O. Dutra, T. Pimenta</i>	
A Fast Hardware-Friendly Motion Estimation Algorithm and its VLSI Design for Real Time Ultra High Definition Applications	41
<i>G. Sanchez, M. Porto, L. Agostini</i>	
Fully-Differential Offset-Cancelling Circuit with Configurable Output Common-Mode Voltage	45
<i>E. Alvarez, D. Avila, H. Campillo, A. Abusleme</i>	
Accuracy vs Simulation Speed Trade-off Enhancements in the Generation of Chaotic Attractors	48
<i>C. Sanchez-Lopez, J. Mendoza-Lopez, C. Muniz-Montero, L. Sanchez-Gaspariano, J. Munoz-Pacheco</i>	
A Circuit Synthesis Algorithm for Coarse Grained Dynamic Reconfigurable Circuits	52
<i>N. Araki, T. Kambe</i>	
A Scalable Parallel Reconfigurable Hardware Architecture for DNA Matching	56
<i>E. Segundo, N. Nedjah, L. Mourelle</i>	
Parallel GPU-based Implementation of High Dimension Particle Swarm Optimizations	60
<i>R. Calazan, N. Nedjah, L. Mourelle</i>	
Behavioral Modeling of Continuous-Time $\Sigma\Delta$ Modulators in Matlab/Simulink	64
<i>P. Aguirre, V. Camargo, H. Klimach, A. Susin, C. Prior</i>	
Voltage Reference Design Using 1 V Power Supply In 0.13 μm CMOS Technology	68
<i>D. Colombo, G. Wirth, S. Bampi, P. Srinivasan</i>	
A System Clock Precision Frequency to Code Converter for Low Power Supply Dependence ROIC	72
<i>R. Aragones, J. Oliver, C. Ferrer</i>	
Analysis and Design of Ultra-Low-Voltage Inductive Ring Oscillators for Energy-Harvesting Applications	76
<i>M. Machado, M. Schneider, C. Galup-Montoro</i>	
7-Bit 2.56 GS/s Folding ADC with Nanometric Compatible Architecture by Using a High Dynamic I/O Folding Amplifier	80
<i>L. Martinez, G. Flores-Verdad</i>	
An Application of The Empirical Mode Decomposition to Brain Magnetic Resonance Images Classification	84
<i>S. Lahmiri, M. Boukadoum</i>	
A Frequency to Voltage Converter Based on an Accurate Pulse Width Modulator for Frequency Locked Loops	88
<i>C. Gurleyuk, B. Pak, D. Aksin</i>	
A 60 GHz up-conversion mixer using asymmetric layout with -41.1 dBc LO leakage	92
<i>Y. Tsukui, K. Okada, A. Matsuzawa</i>	
Configurable Frequency Agile Filter Application of Balanced Differential Pair Based CCCII Circuit in 28nm Process	96
<i>E. Armagan, H. Kuntman</i>	

Development of a Stereo Vision Measurement Architecture for an Underwater Robot	100
<i>C. Sanchez-Ferreira, J. Mori, C. Llanos, E. Fortaleza</i>	
Design of NCL Gates with the ASCEnD Flow.....	104
<i>M. Moreira, C. Oliveira, R. Porto, N. Calazans</i>	
A Strategy For Mapping Reconfigurable Cores In NoCs.....	108
<i>J. Filho, M. Strum, W. Chau</i>	
Algorithms For Energy Efficient Reconstruction Of A Process With A Multihop Wireless Sensor Network	112
<i>F. Henriques, L. Lovisolo, M. Rubinstein</i>	
A Robust to PVT Fully-Differential Amplifier in 45nm SOI-CMOS Technology.....	116
<i>A. Amaya, F. Villota, G. Espinosa</i>	
Designing MEMS Pressure Sensors with Integrated Circuitry on Silicon for Miscellaneous Applications.....	120
<i>W. Schreiber-Prillwitz, R. Job</i>	
Enhanced DC Gain Amplifier Using No Miller Capacitor Feedforward Compensation	124
<i>H. Ortiz</i>	
Low Power Low Voltage Wide Frequency Resonant Clock and Data Circuits for Power Reductions.....	128
<i>I. Bezzam, S. Krishnan, T. Raja, C. Mathiazhagan</i>	
Symbolic Nodal Analysis of Fully-Differential Analog Circuits	132
<i>C. Sanchez-Lopez, R. Ochoa-Montiel, A. Ruiz-Pastor, B. Gonzalez-Contreras</i>	
Novel Redundant Logic Design For Noisy Low Voltage Scenarios	136
<i>L. Garcia-Leyva, A. Calomarde, F. Moll, A. Rubio</i>	
Specific Processor in FPGA for Blake Algorithm	140
<i>V. Pereira, E. Moreno, W. Dias, D. Santos</i>	
Fixed-Point Adaptive Filter Architecture for the Harmonics Power Line Interference Cancelling.....	145
<i>G. Seibel, F. Itturriet, E. Costa, S. Almeida</i>	
Sensor Signal Linearization Techniques: A Comparative Analysis	149
<i>A. Lopez-Martin, A. Carlosena</i>	
Design of an Elliptic Curve Cryptoprocessor using Optimal Normal Basis over GF(2²³³).....	153
<i>F. Urbano-Molano, V. Trujillo-Olaya, J. Velasco-Medina</i>	
QoS 3D-HoC Hybrid-on-Chip Communication Structure for Dynamic 3D-MPSoCs.....	157
<i>J. Sepulveda, G. Gogniat, R. Pires, C. Pedraza, W. Chau, M. Strum</i>	
Low Cost and High Throughput FME Interpolation for the HEVC Emerging Video Coding Standard	161
<i>V. Afonso, H. Maich, L. Agostini, D. Franco</i>	
A Power Optimized Decimator for Sigma-Delta Data Converters.....	165
<i>D. Carvalho, J. Navarro</i>	
Massively Parallel Scalable Reconfigurable Hardware for Fuzzy Controllers	169
<i>P. Sandres, N. Nedjah, L. Mourelle</i>	
Systolic Architectures to Evaluate Polynomials of Degree n Using the Horner's Rule.....	173
<i>G. Forte, J. Espinosa-Duran, J. Velasco-Medina</i>	
FPGA Implementation of a Sequential Extended Kalman Filter Algorithm Applied to Mobile Robotics Localization Problem.....	177
<i>S. Cruz, D. Munoz, M. Conde, C. Llanos, G. Borges</i>	
Analysis of a Broadband Beamformer based on Trapezoidal Filters and Nested Arrays	181
<i>I. Moazzen, P. Agathoklis</i>	
Hardware Realization Of A Lightweight 2D Cellular Automata-Based Cipher For Image Encryption	185
<i>C. Torres-Huitzil</i>	
A Low Voltage CMOS Voltage Reference Based On Partial Compensation Of MOSFET Threshold Voltage And Mobility Using Current Subtraction.....	189
<i>L. Toledo, P. Petrashin, W. Lancioni, F. Dualibe, L. Canali</i>	
A Wireless Medical System Prototype for Implantable Applications	193
<i>J. Gaxiola-Sosa, K. Entesari</i>	
A Resistorless Switched Bandgap Reference Topology	197
<i>H. Klimach, M. Monteiro, A. Costa, S. Bampi</i>	
Design of Locally-Clocked Asynchronous Finite State Machines Using Synchronous CAD Tools	201
<i>D. Oliveira, D. Bompean, T. Curtinhas, L. Faria</i>	
Error Coded Affine Projection Algorithm	205
<i>J. Avalos, J. Sanchez, J. Valazquez</i>	
Transistor-Level Optimization of CMOS Complex Gates	209
<i>V. Possani, F. Marques, V. Callegaro, A. Reis, R. Ribas, L. Rosa Jr.</i>	
Electrostatic Generators for Vibrational Energy Harvesting	213
<i>A. Queiroz</i>	

A 2.535 GHz Fully Integrated Doherty Power Amplifier in CMOS 65nm with Constant PAE in Backoff	217
<i>M. Carneiro, N. Deltimple, D. Belot, P. Carvalho, E. Kerherve</i>	
Efficient Hardware Architecture for Embedded Radionuclide Identification	221
<i>M. Farias, N. Nedjah, L. Mourelle</i>	
Optimization Of A Self-Converging Algorithm At Assembly Level To Improve SEU Fault-Tolerance	225
<i>G. Marques-Costa, W. Mansour, F. Pancher, R. Velazco, A. Bui, D. Sohier</i>	
Optimization of 65nm CMOS Passive Devices to Design a 16 dBm-P_{sat} 60 GHz Power Amplifier	229
<i>S. Aloui, B. Leite, N. Demirel, R. Plana, D. Belot, E. Kerherve</i>	
Very-Low-Tranconductance CMOS Amplifier using Multi-Tanh Bulk-Driven Input Stage with Gate-Controlled Assymetry for G_m-C Applications	233
<i>O. Robles, F. Baruqui</i>	
Ultra Low Power Pulse Generator Based on a Ring Oscillator with Direct Path Current Avoidance	237
<i>F. Veirano, P. Perez, S. Besio, P. Castro, F. Silveira</i>	
Capacitance Measurements of an SOI Based CMUT	241
<i>J. Hernandez, T. Zure, S. Chowdhury</i>	
ACO Approach In Static Routing For Network-On-Chips With 3D Mesh Topology	245
<i>L. Silva Jr., N. Nedjah, L. Mourelle</i>	
A 0.18μm CMOS Switched-Capacitor Amplifier Using Current-Starving Inverter Based Op-Amp for Low-Power Biosensor Applications	249
<i>R. Selby, T. Kern, W. Wilson, T. Chen</i>	
A Current-Starved Inverter-Based Differential Amplifier Design for Ultra-Low Power Applications	253
<i>W. Wilson, T. Chen, R. Selby</i>	
A Low-Power, Offset-Corrected Potentiostat For Chemical Imaging Applications	257
<i>T. Kern, T. Chen</i>	
A Low-Power Configurable VLSI Architecture for Sum of Absolute Differences Calculation	261
<i>I. Seidel, B. Moraes, J. Guntzel</i>	
Code Compression using Multi-Level Dictionary	265
<i>W. Dias, E. Moreno</i>	
A Mesh-based Method for Wavelet Video Coding using Edge-Detection in Low Frequency Subband	269
<i>M. Kim, N. Ling, J. Ralston, L. Song</i>	
Non-Stationary Statistical Simulation of Blind-Oversampling CDR Circuits	273
<i>Z. Kolka, M. Kubicek, V. Biolkova, D. Biolek</i>	
Program for Symbolic Analysis of Mechatronic Systems	277
<i>Z. Kolka, J. Kalous, V. Bilkova, D. Biolek</i>	
A New Delay Distribution Model to Take Long-Term Degradation into Account	281
<i>S. Tsukiyama, M. Fukui, T. Kambe</i>	
ASIC Implementation Of A Modified QR Decomposition For Tree Search Based MIMO Detection	285
<i>C. Gimmler-Dumont, P. Schlafer, N. Wehn</i>	
A Biopotential Amplifier With Improved Common Mode Gain	289
<i>R. Abdullah, E. Sanchez-Sinencio</i>	
Design of an OTA-Miller for a 96dB SNR SC Multi-bit Sigma-Delta Modulator based on gm-I_D Methodology	293
<i>H. Cubas, J. Navarro</i>	
Codebook Improvements for a CMOS Imager with Focal-Plane Vector Quantization	297
<i>R. Filho, J. Gomes, A. Petraglia</i>	
Reducing the Hamming Distance of Encoded FFT Twiddle Factors Using Improved Heuristic Algorithms	301
<i>A. Luz, E. Costa, S. Ghissoni</i>	
Pedestrian Dead Reckoning with Attitude Estimation using a Fuzzy Logic Tuned Adaptive Kalman Filter	305
<i>M. Ibarra-Bonilla, P. Escamilla-Ambrosio, J. Ramirez-Cortes, C. Vianchada</i>	
61 pJ/sample Near-Threshold Notch Filter with Pole-Radius Variation	309
<i>L. Soares, K. Stangherlin, J. Mello, S. Bampi</i>	
A Motion Detection Pixel System Using an Inductorless UWB Transmitter on Standard 0.35μm/CMOS Technology	313
<i>M. Silva, J. Neto, L. Moreira, J. Swart</i>	
Communication In Star Coupled Network With Fractional Hyperchaotic Nodes	317
<i>O. Acosta, C. Cruz, A. Arellano, R. Lopez</i>	
An Efficient Data Fusion Architecture for Infrared and Ultrasonic Sensors, using FPGA	321
<i>M. Conde, S. Cruz, D. Munoz, C. Llanos, E. Fortaleza</i>	

A Programmable Charge Pump Voltage Converter for Implantable Medical Devices in a HV Technology	325
<i>J. Gak, M. Miguez, A. Arnaud</i>	
High-level Design and Synthesis of a MPEG-4 AAC IMDCT Module	329
<i>R. Sampaio, P. Berger, R. Jacobi</i>	
A Real Time High Definition Architecture for The Variable-Length Reference Frame Decoder	333
<i>D. Silveira, M. Porto, L. Agostini</i>	
FinFET Basic Cells Evaluation for Regular Layouts	337
<i>C. Meinhardt, R. Reis</i>	
Design of a Massively Parallel Computing Architecture for Dense Matrix Multiplication	341
<i>W. Jose, A. Silva, M. Vestias, H. Neto</i>	
Hardware Design Of An Eigensolver Based On The QR Method	345
<i>J. Guerrero-Ramirez, J. Velasco-Medina, J. Arce-Clavijo</i>	
Design of a Multiband Full-Rate Ultra-Wideband Receiver in FPGA	349
<i>M. Vestias, H. Neto, H. Sarmento</i>	
An Efficient CMOS Configurable Bias Current Generator with Wide Dynamic Range	353
<i>D. Cordova, E. Fabris, R. Campana</i>	
Design of Synchronous Pipeline Digital Systems Operating in Double-Edge of the Clock	357
<i>D. Oliveira, T. Curtinhas, L. Faria, L. Romano</i>	
Vector Analysis of a Four-Phase Induction Machine	361
<i>J. Viola, F. Quizhpi, G. Parra</i>	
Analysis Of The Effects Of Coupling Through Substrate And The Calculus Of The Q Factor	365
<i>E. Rios, S. Garcia-, L. Moreira, R. Torres, W. Noiye</i>	
Fully Integrated Single-Inductor Multiple-Output (SIMO) DC-DC Converter in CMOS 65 nm Technology	369
<i>A. Soto, E. Lindstrom, A. Oliva, P. Mandolesi, F. Dualibe</i>	
8912-Bit Montgomery Multipliers Using Radix-8 Booth Encoding and Coded-Digit	373
<i>C. Renteria-Mejia, V. Trujillo-Olaya, J. Velasco-Medina</i>	
Implementation and Evaluation of an Adaptive Method for Reduce the Respiration Influence on Heart Rate Variability	377
<i>R. Cassani, J. Sanchez, R. Martinez</i>	
Long Range Dependence in Intrachip Transaction Level Traffic	381
<i>J. Gonzalez, G. Patino, M. Strum, W. Chau</i>	
VLSI Architectures for Digital Modulation Classification using Support Vector Machines	385
<i>E. Sorato, R. Netto, P. Michel, J. Guntzel, A. Castro, A. Klautau</i>	
Multiple Stage Capacitor Multiplier Using Dual-Output Differential Amplifiers	389
<i>C. Rivera-Escobar, F. Silva-Del-Rosario, M. Silva, I. Padilla-Cantoya</i>	
Inductorless Very Small 2nd Derivative Gaussian IR-UWB Transmitter Module Using n/p-Latches As PDs In CMOS Technology	392
<i>L. Moreira, J. Neto, W. Noiye, E. Rios</i>	
DC and AC Electrical Characterization Temperature Dependence of Ag/Porous Silicon/p-Si/Al	396
<i>E. Oliveros-O, F. Fonthal-R, G. Bolanos-P</i>	
A Family of Memristive Transfer Functions of Negative Feedback Nullor-based Amplifiers	400
<i>C. Mejia, A. Reyes, H. Vazquez-Leal</i>	
A Design Technique For Distributed Dual-Band Bandpass Filters	404
<i>T. Goes, R. Lima, L. Martinez, F. Sousa</i>	
Fast Floorplanning With Placement Constraints	408
<i>S. Pinge, R. Nain, M. Chrzanowska-Jeske</i>	
Formalism and Reuse in NoC Design	412
<i>D. Escala, K. Ramos, C. Ribeiro</i>	
A Configurable Analog Buffer Dedicated to a Wafer-Scale Prototyping Platform of Electronic Systems	416
<i>N. Laflamme-Mayer, M. Sawan, Y. Blaquiere</i>	
Sinusoidal Signal Generation for Mixed-Signal BIST Using a Harmonic-Cancellation Technique	420
<i>M. Barragan, G. Leger, D. Vazquez, A. Rueda</i>	
A Dual Core Low Power Microcontroller with openMSP430 Architecture for High Reliability Lockstep Applications Using a 180 nm High Voltage Technology Node	424
<i>S. Sondon, P. Mandolesi, F. Masson, P. Julian, F. Palumbo</i>	
Fully Integrated Boost Converter For Thermoelectric Energy Harvesting	428
<i>H. Hernandez, S. Kofuji, W. Noiye</i>	
Analysis Of Process Variations' Impact On A 2.4 GHz 90 nm CMOS LNA	431
<i>J. Gonzalez, J. Cruz, D. Vazquez, A. Rueda</i>	

Inductor Characterization in RF LC-VCOs	435
<i>R. Doldan, A. Gines, A. Rueda</i>	
Managing Signal and Power Integrity Using Power Transmission Lines and Alternative Signaling Schemes	439
<i>S. Telikepalli, S. Kim, S. Park, M. Swaminathan, Y. Han</i>	
Phase-Locked Loop Simulations Using the Latency Insertion Method	443
<i>J. Schutt-Aine, P. Goh</i>	
Efficient Parallel Scheduler for Circuit Simulation Exploiting Binary Link Formulations	447
<i>D. Paul, R. Achar, M. Nakhla, N. Nakhla</i>	
Signal Integrity Design of TSV and Interposer in 3D-IC	451
<i>J. Cho, J. Kim</i>	
Systematic Configuration of Coarsely Discretized 3D EM Solvers for Reliable and Fast Simulation of High-Frequency Planar Structures	455
<i>J. Rayas-Sanchez, Z. Brito-Brito, J. Cervantes-Gonzalez, C. Lopez</i>	
Author Index	