

# **2012 International Symposium on Electronic System Design**

**(ISED 2012)**

**Kolkata, India  
19 – 22 December 2012**



**IEEE Catalog Number: CFP1275L-PRT  
ISBN: 978-1-4673-4704-4**

# 2012 International Symposium on Electronic System Design

## ISED 2012

### Table of Contents

Message from General Chairs .....	.xi
Message from Program Chairs .....	.xii
Organizing Committee .....	.xiv
Program Committee .....	.xvi
Keynotes .....	.xix
Invited Talks .....	.xxiv

---

#### Invited Paper

Synthesis of Reversible Circuits Using Decision Diagrams .....	1
<i>Rolf Drechsler and Robert Wille</i>	

#### Special Session: Reversible Circuit Design

Cleaning Up: Garbage-Free Reversible Circuits by Design Languages .....	6
<i>Michael Kirkedal Thomsen, Holger Bock Axelsen, and Robert Glück</i>	
Synthesis of Toffoli Networks: Status and Challenges .....	11
<i>Gerhard W. Dueck</i>	
Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries .....	17
<i>D. Michael Miller and Zahra Sasanian</i>	

#### Analog/Mixed Signal System Design

A Design of 6-bit 125-MS/s SAR ADC in 0.13- $\mu$ m MM/RF CMOS Process .....	23
<i>R. Rajendran and P.V. Ramakrishna</i>	
A 4-bit Asynchronous Binary Search ADC for Low Power, High Speed Applications .....	28
<i>Sagar Mukherjee, Dipankar Saha, Posiba Mostafa, Sayan Chatterjee, and C.K. Sarkar</i>	

0.5 V, Low Power, 1 MHz Low Pass Filter in 0.18 $\mu$ m CMOS Process .....	33
<i>Vasantha M.H. and Tonse Laxminidhi</i>	
Design Space Exploration and Synthesis of CMOS Low Noise Amplifiers .....	38
<i>Laxmikandan Thangavelu and Ramakrishna P.V.</i>	
FPGA Based Efficient Fast FIR Algorithm for Higher Order Digital FIR Filter .....	43
<i>J. Selvakumar, Vidhyacharan Bhaskar, and S. Narendran</i>	
Effect of Finite Gain and Bandwidth of Feed-Forward Compensated OTA on Active-RC Integrators: A Case Study .....	48
<i>Rekha S. and Laxminidhi T.</i>	

## **Digital System Design and Validation**

Systolic Variable Length Architecture for Discrete Fourier Transform in Long Term Evolution .....	52
<i>C.V. Niras and Vinu Thomas</i>	
SoC Time to Market Improvement through Device Driver Reuse: An Industrial Experience .....	56
<i>Rohit Srivastava, Nandini Mudgil, Gaurav Gupta, and Hemanta Mondal</i>	
Confidence Based Power Aware Testing .....	62
<i>Tapas Kr. Maiti, Subhadip Kundu, Arpita Dutta, and Santanu Chattopadhyay</i>	
A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques .....	67
<i>Kunal Banerjee, Chandan Karfa, Dipankar Sarkar, and Chittaranjan Mandal</i>	
High Speed Generic Network Interface for Network on Chip Using Ping Pong Buffers .....	72
<i>K. Swaminathan, G. Lakshminarayanan, and Seok-Bum Ko</i>	
Analysis and Operation of FPGA-based Hybrid Active Power Filter for Harmonic Elimination in a Distribution System .....	77
<i>Gayadhar Panda, Santanu Kumar Dash, and Nirjharini Sahoo</i>	
FPGA Implementation of Particle Filter Based Object Tracking in Video .....	82
<i>Sumeet Agrawal, Pinal Engineer, Rajbabu Velmurugan, and Sachin Patkar</i>	
Post Silicon Validation of Digital Radio Interfaces .....	87
<i>Deepak Chauhan, Sharad Kumar, and Manoj Sharma</i>	
Design of a Self-Reconfigurable Adder for Fault-Tolerant VLSI Architecture .....	92
<i>Atin Mukherjee and Anindya Sundar Dhar</i>	
A New Assist Technique to Enhance the Read and Write Margins of Low Voltage SRAM Cell .....	97
<i>Santhosh Keshavarapu, Saumya Jain, and Manisha Pattanaik</i>	

A Modified Twin Precision Multiplier with 2D Bypassing Technique .....	102
<i>Syed Ershad Ahmed, Sibi Abraham, Sreehari Veeramanchaneni, Moorthy Muthukrishnan N., and M.B. Srinivas</i>	
Improved Design of High-Radix Signed-Digit Adders .....	107
<i>Fateme Naderpour and SeokBum Ko</i>	
Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis .....	111
<i>R. Uma and Jebashini Ponnian</i>	
Comparison of FFT/IFFT Designs Utilizing Different Low Power Techniques .....	116
<i>Kwen-Siong Chong, Joseph S. Chang, Idongesit Ebong, Yalcin Yilmaz, and Pinaki Mazumder</i>	
Dynamic Sharing of On-Chip Scratchpad Memory on Embedded Platforms .....	120
<i>Sandip Ghosh, Prokash Ghosh, and Sourav Roy</i>	
GPU-based Parallel Implementation of SAR Imaging .....	125
<i>Xingxing Jin and Seok-Bum Ko</i>	
Design and Analysis of a Robust, High Speed, Energy Efficient 18 Transistor 1-bit Full Adder Cell, Modified with the Concept of MVT Scheme .....	130
<i>Subhramita Basak, Dipankar Saha, Sagar Mukherjee, Sayan Chatterjee, and C.K. Sarkar</i>	
CSP-Filling: A New X-Filling Technique to Reduce Capture and Shift Power in Test Applications .....	135
<i>S. Sivanantham, K. Sarathkumar, Jincy P. Manuel, P.S. Mallick, and J. Raja Paul Perinbam</i>	
Improvements for High Performance Elliptic Curve Cryptosystem Processor over GF(2 <sup>163</sup> ) .....	140
<i>K.C. Cinnati Loi and Seok-Bum Ko</i>	
High Speed Hardware for March C <sup>-</sup> .....	145
<i>Mousumi Saha, Souvik Das, and Biplab K. Sikdar</i>	
Bridging Validation and Automatic Test Equipment (ATE) Environment .....	148
<i>Ashish Gupta and Gaurav Verma</i>	
A Process Variation Tolerant Low Contention Keeper Design for Wide Fan-In Dynamic OR Gate .....	151
<i>Vikas Mahor, Akanksha Chouhan, and Manisha Pattanaik</i>	
Design of Hardware for Deterministic Nagel-Schreckenberg Traffic Model .....	154
<i>Raju Hazari, Kamalika Bhattacharjee, and Sukanta Das</i>	

## **Embedded System Design**

Design, Development and Testing of a DSP Based Dynamic Voltage Restorer .....	157
<i>A. De, S. Kumari, V.K. Khare, S.S. Pal, A. Sadhukhan, V.K. Meshram, S.K. Thakur, and S. Saha</i>	
Identifying Faulty TSVs in 3D Stacked IC during Pre-bond Testing .....	162
<i>Surajit Kumar Roy, Sobitri Chatterjee, and Chandan Giri</i>	
Finding Critical Components in Embedded Control Systems Sensitive to Quality-Faults .....	167
<i>Vishal Shrivastav, S. G. Vadlamudi, P. P. Chakrabarti, Dipankar Das, and Purnendu Sinha</i>	
Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization .....	172
<i>Pradip Kumar Sahu, Ashish Sharma, and Santanu Chattopadhyay</i>	
e-SURAKSHAK: A Cyber-Physical Healthcare System with Service Oriented Architecture .....	177
<i>I. Hiteshwar Rao, Nafisa Ali Amir, Haresh Dagale, and Joy Kuri</i>	
From Requirements and Scenarios to ESL Design in SystemC .....	183
<i>Hoang M. Le, Daniel Große, and Rolf Drechsler</i>	

## **Emerging Technology and System Designs**

Multiple Dilution Sample Preparation Using Digital Microfluidic Biochips .....	188
<i>Sukanta Bhattacharjee, Ansuman Banerjee, and Bhargab B. Bhattacharya</i>	
Design of a Static Current Simulator Using Device Matrix Approach .....	193
<i>Deepak Bharti and Abhijit R. Asati</i>	
Analysis of Contact Resistance Effect on Performance of Organic Thin Film Transistors .....	198
<i>Brijesh Kumar, B.K. Kaushik, and Y.S. Negi</i>	
Low-Cost Dilution Engine for Sample Preparation in Digital Microfluidic Biochips .....	203
<i>Sudip Roy, Bhargab B. Bhattacharya, Sarmishtha Ghoshal, and Krishnendu Chakrabarty</i>	
Design of 4-Bit Array Multiplier Using Multi-wall Carbon Nanotube Interconnects .....	208
<i>Debaprasad Das, Sourav Das, and Hafizur Rahaman</i>	
The Impact of Process-Induced Mechanical Stress in Narrow Width Devices and Circuit Design Issues .....	213
<i>Naushad Alam, Bulusu Anand, and S. Dasgupta</i>	

A Test Design for Quick Determination of Incoherency in Chip Multiprocessors' Cache Realizing MOESI Protocol .....	216
<i>Mamata Dalui and Biplab K. Sikdar</i>	
SD2D: A Novel Routing Architecture for Network-on-Chip .....	221
<i>Prasun Ghosal and Tuhin Subhra Das</i>	
Particle Swarm Optimization Based Circuit Synthesis of Reversible Logic .....	226
<i>Kamalika Datta, Indranil Sengupta, and Hafizur Rahaman</i>	
Fractional Interpretation of Anomalous Diffusion and Semiconductor Equations .....	231
<i>Rohith G. and Ajayan K.K.</i>	
Efficient and Compact Electrical Modeling of Multi Walled Carbon Nanotube Interconnects .....	236
<i>Manodipan Sahoo, Prasun Ghosal, and Hafizur Rahaman</i>	
Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA .....	241
<i>Bibhash Sen, Manojit Dutta, Debajyoty Banik, Dipak K Singh, and Biplab K. Sikdar</i>	
Reversible Logic Circuit Synthesis Using Genetic Algorithm and Particle Swarm Optimization .....	246
<i>Papia Manna, Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, and Bhargab B. Bhattacharya</i>	
Electrooculogram Based Online Control Signal Generation for Wheelchair .....	251
<i>Anwasha Banerjee, Shounak Datta, Pratyusha Das, Amit Konar, D.N. Tibarewala, and R. Janarthanan</i>	
System on Biochips: A New Design for Integration of Multiple DMFBs .....	256
<i>Pranab Roy, Moudud Sohid, Sudipta Chakraborty, Hafizur Rahaman, and Parthsarathi Dasgupta</i>	
Analysis of Top and Bottom Contact Organic Transistor Performance for Different Technology Nodes .....	261
<i>Poornima Mittal, Y.S. Negi, and R.K. Singh</i>	
Improvement in Target Detectability Using Spread Spectrum Radar in Dispersive Channel Condition .....	264
<i>Soumyasree Bera, Arun Kumar Singh, Samarendra Nath Sur, Debasish Bhaskar, and Rabindranath Bera</i>	
 <b>Power Aware System Design</b>	
Multi-objective Low-Power CDFG Scheduling Using Fine-Grained DVS Architecture in Distributed Framework .....	267
<i>R. Mukherjee, P. Ghosh, N. Sravan Kumar, P. Dasgupta, and A. Pal</i>	
Signal Stepping Based Multimode Multi-threshold CMOS Technique for Ground Bounce Noise Reduction in Static CMOS Adders .....	272
<i>Shashikant Sharma, Manisha Pattanaik, and Balwinder Raj</i>	

An Improved Soft Switching DC-DC Converter for Low Power PV Applications .....	276
<i>Satarupa Bal, Anup Anurag, and B. Chitti Babu</i>	
Modeling, Analysis and Design of Synchronous Buck Converter Using State Space Averaging Technique for PV Energy System .....	281
<i>Gunda Suman, B.V.S. Pavan Kumar, M. Sagar Kumar, B. Chitti Babu, and K.R. Subhashini</i>	
 <b>Software System and Application Design</b>	
Enhancement of Medical Ultrasound Images Using Multiscale Discrete Shearlet Transform Based Thresholding .....	286
<i>Deep Gupta, R.S. Anand, and Barjeev Tyagi</i>	
Performance Analysis of Offloading IPsec Processing to Hardware Based Accelerators .....	291
<i>Hemant Agrawal, Yashpal Dutta, and Sandeep Malik</i>	
A Closed-Loop Control Strategy for Glucose Control in Artificial Pancreas Systems .....	295
<i>J. Galadanci, R.A. Shafik, J. Mathew, A. Acharyya, and D.K. Pradhan</i>	
A Delaunay Triangulation Preprocessing Based Fuzzy-Encroachment Graph Clustering for Large Scale GIS Data .....	300
<i>Parthajit Roy and J.K. Mandal</i>	
Fractal Image Compression Using Fast Context Independent HV Partitioning Scheme .....	306
<i>Utpal Nandi and J. K. Mandal</i>	
 <b>Wireless/Wired Communication Systems</b>	
Energy Aware Spectrum Decision Framework for Cognitive Radio Networks .....	309
<i>Vishram Mishra, Lau Chiew Tong, Syin Chan, and Ashish Kumar</i>	
Policy Based ACL Configuration Synthesis in Enterprise Networks: A Formal Approach .....	314
<i>Soumya Maity, P. Bera, and S.K. Ghosh</i>	
 <b>Author Index</b> .....	 319