2012 IEEE Asian Solid State Circuits Conference

(A-SSCC 2012)

Kobe, Japan 12-14 November 2012



IEEE Catalog Number: CFP12SSC-PRT **ISBN:**

978-1-4673-2770-1



Plenary Session 1

Plenary 1	Expectations for the Semiconductor Technologies in EVs and HVs Mr. Shoichi Sasaki (Prof., Keio Univ., Japan)
Plenary 2	Semiconductor Memory Scaling and Beyond Dr. Sungjoo Hong (Senior VP, Head of R&D Division, SK hynix Inc., Korea)5
Industry	Session 1
Leading	Edge SoCs and Memory
Industry1-1	The First 22nm Ia Multi-CPU and GPU System-on-Chip Using Tri-Gate Transistors Scott Siers, Satish Damaraju, Varghese George, Sanjeev Jahagirdar, Tanveer Khondker, Robert Milstrey, Sanjib Sarkar, Israel Stolero, Arun Subbiah (Intel Corporation, U.S.A)
Industry1-2	A 1.94mm ² , 38.17mW Dual VP8/H.264 Full-HD Encoder/Decoder LSI for Social Network Services (SNS) over Smart-Phones Chi-Cheng Ju, Tsu-Ming Liu, Yi-Hau Chen, Kun-Bin Lee, Chia-Yun Cheng, Hsueh-Te Chao, Chih-Ming Wang, Tung-Hsing Wu, Tin-An Lin, Han-Liang Chou, Yu-Kun Lin, Cheng-Hung Liu, Wei-Cing Li, Yi-Hsin Huang, Tsung-Chuan Ma, Chun-Chia Chen, Hue-Min Lin, Min-Hao Chiu, Sheng-Jen Wang, Yung-Chang Chang, Chung-Hung Tsai (Mediatek Inc., Taiwan) ····· 13
Industry1-3	A High Performance 64Gb MLC NAND Flash Memory in 20nm CMOS Technology Jinsu Park, Byoungsung You, Sangdon Lee, Kwangho Baek, Chunwoo Jeon, Taikyu Kang, Jae-Ho Lee, Minsu Kim, Daeil Choi, Jeawon Choi, Hyun Jeong, Jongwoo Kim, Eunseong Jang, Tae-Yun Kim, Changhyuk Lee, Jongki Nam, Bong-Seok Han, Kun- Ok Ahn, Ki-hyun Bae (SK hynix semiconductor, Korea)
Industry1-4	The 3.0GHz 64-Thread SPARC T4 Processor Jinuk Luke Shin, Robert Golla, Hongping Li, Sudesna Dash, Mary Jo Doherty, Greg Grohoski, Curtis McAllister (Oracle, U.S.A.) 21
Industry Energy I	Session 2 Efficient Circuits for Emerging Applications
Industry2-1	On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Dual Output/Input Modes for Utilizing External Power Transistor Drive and Micro-Computer Controlled MPPT Yasunobu Nakase, Shinichi Hirose, Hiroshi Onoda, Yasuhiro Ido, Yoshiaki Shimizu, Tsukasa Oishi, Toshio Kumamoto, Toru Shimizu (Renesas Electronics Corporation, Japan)
Industry2-2	A Sub-400 fJ/Bit Thermal Tuner for Optical Resonant Ring Modulators in 40 nm CMOS

Industry2-3	A 0.5V 10MHz-to-100MHz 0.47µW/MHz Power Scalable AD-PLL in 40nm CMOS
	Yasuyuki Hiraku (Semiconductor Technology Academic Research Center, Japan),
	Isamu Hayashi (Semiconductor Technology Academic Research Center, Japan),
	Hayun Chung Keio University, Japan), Tadahiro Kuroda (Keio University, Japan),
	Hiroki Ishikuro (Keio University, Japan)

Philip Amberg, Eric Chang, Frankie Liu, Jon Lexau, Xuezhe Zheng, Guoliang Li, Ivan Shubin,

Industr	y2-4	A Low-Power 6.6-Gb/S Wireline Transceiver for Low-Cost FPGAs in 28nm CMOS Jafar Savoj, Kenny Hsieh, Fu-Tai An, Michael Buckley, Jay Im, Xuewen Jiang, Anup Jose, Vassili Kireev, Kang Wei Lai, Hiep Pham, Didem Turker, Daniel Wu, Ken Chang (Xilinx, Inc., U.S.A)
Ana	Sess log I	sion 1 Interfaces and Amplifiers
1-1	An I Inte Jelle Geor	Energy-Efficient BBPLL-Based Force-Balanced Wheatstone Bridge Sensor-to-Digital rface in 130nm CMOS Van Rethy, Hans Danneels, Valentijn De Smedt, Wim Dehaene, rges Gielen (KU Leuven, Belgium)
1-2	An I Tope Jen-J (Nat Tim (Nat	Integrated 12-V Electret Earphone Driver with Symmetric Cockcroft-Walton Pumping ology for in-Ear Hearing Aids Huan Tsai (National Tsing-Hua University, Taiwan), Chun-Yen Tseng ional Tsing-Hua University, Taiwan), Wei-Kai Tseng (National Tsing-Hua University, Taiwan), K. Shia (Industrial Technology Research Institute, Taiwan), Po-Chiun Huang ional Tsing-Hua University, Taiwan)
1-3	A C Loo Don	hopper Stabilized Instrumentation Amplifier with Dual DC Cancellation Servo ps for Biomedical Applications g Han, Yuanjin Zheng (Nanyang Technological University, Singapore)49
1-4	A 20 Koo	D μV/°C Digital Offset Compensation Technique for Comparators and Differential Amplifiers n Lun Jackie Wong, Michael Le, Kwang Young Kim (Broadcom Corp, U.S.A)······ 53
Adv	Sess vance	sion 2 ed Memory
2-1	Ada Sang Eui (ptive Program Verify Scheme for Improving NAND Flash Memory Performance and Lifespan g In Park (Samsung Electronics, Korea), Dongkun Shin (Sungkyunkwan University, Korea), Gyu Han (Samsung Electronics, Korea)
2-2	An I Hun	Efficient BCH Decoder with 124-Bit Correctability for Multi-Channel SSD Applications g-Yuan Tsai, Chi-Heng Yang, Hsie-Chia Chang (National Chiao Tung University, Taiwan)
2-3	A 28 Isam Shiz (Ren	50-MHz 18-Mb Full Ternary Cam with Low Voltage Match Line Sense Amplifier in 65nm CMOS nu Hayashi, Teruhiko Amano, Naoya Watanabe, Yuji Yano, Yasuto Kuroda, Masaya Shirata, no Morizane, Koji Hayano, Katsumi Dosaka, Koji Nii, Hideyuki Noda, Hiroyuki Kawai nesas Electronics Corporation, Japan)
2-4	An I Yild	Embedded Energy Monitoring Circuit for a 128kbit SRAM with Body-Biased Sense-Amplifiers iz Sinangil, Anantha Chandrakasan (Massachusetts Institute of Technology, U.S.A)
2-5	A 0. Boo Bo V Jun 2	2V 16Kb 9T SRAM with Bitline Leakage Equalization and CAM-Assisted Write Performance sting for Improving Energy Efficiency Wang (NTU, Singapore), Truc Quynh Nguyen (NTU, Singapore),), Anh Tuan Do (NTU, Singapore) Zhou (IME, Singapore), Minkyu Je (IME, Singapore), Tony T. Kim (NTU, Singapore)

Session 3

TX RX Architecture and Building Blocks

	8
3-1	A Low-pwer Reconfigurable Multi-Band Sliding-IF Transceiver for WBAN Hubs in 0.18um CMOS Lingwei Zhang, Hanjun Jiang, Jianjun Wei, Jingjing Dong, Weitao Li, Jia Gao, Jianwei Cui, Fule Li, Baoyong Chi, Chun Zhang, Zhihua Wang (Tsinghua University, China)
3-2	A 65nm CMOS, 1.5-m m ² Bluetooth Transceiver with Integrated Antenna Filter for Co-Existence with a WCDMA Transmitter Mitsuyuki Ashida, Hideaki Majima, Yoshiaki Yoshihara, Mai Nozawa, Shoko Oda, Yoshinori Suzuki, Jun Deguchi, Hiroyuki Kobayashi, Shouhei Kousai, Ryuichi Fujimoto, Shinichiro Ishizuka, Tadashi Terada, Shunji Kawaguchi, Yasuo Unekawa, Mototsugu Hamada (Toshiba Corporation, Japan)
3-3	A Power-Efficient All-Digital IR-UWB Transmitter with Configurable Pulse Shaping by Utilizing a Digital Amplitude Modulation Technique Shuli Geng, Xican Chen, Woogeun Rhee (Tsinghua University, China), Jongjin Kim, Dongwook Kim (Samsung Advanced Institute of Technology, Korea), Zhihua Wang (Tsinghua University, China)
3-4	A 1.55mW Mixed-Signal Integrating Mixer for Direct Spectrum Estimation in 0.13um CMOS Kevin Banovic, Anthony Chan Carusone (University of Toronto, Canada)
3-5	A 2.4 GHz CMOS Doherty Power Amplifier with Dynamic Biasing Scheme Kohei Onizuka, Katsuyuki Ikeuchi, Shigehito Saigusa, Shoji Otaka (Toshiba Corporation, Japan)93
3-6	A 3.0-W Wireless Power Receiver Circuit with 75-% Overall Efficiency Young-Jin Moon, Yong-Seong Roh, Changsik Yoo (Hanyang University, Korea), Dong-Zo Kim (Samsung Electronics, Korea)
En	Session 4 ergy Efficient Circuits and Techniques
4-1	A Built-in Self-Adjustment Scheme with Adaptive Body Bias Using P/N-Sensitive Digital Monitor Circuits Islam A.K.M Mahfuzul, Norihiro Kamae, Tohru Ishihara, Hidetoshi Onodera (Kyoto University, Japan)
4-2	Green Semiconductor Technology with Ultra-Low Power on-Chip Charge-Recycling Power Circuit and System Kazuhiro Ueda, Syunsuke Okura, Fukashi Morishita (Renesas Electronics Corporation, Japan), Kazutami Arimoto (Okayama Prefectural University, Japan), Leona Okamura , Tsutomu Yoshihara (Waseda University, Japan)
4-3	On-Chip Dual-Ring-Oscillator-Based Random-Fluctuation-Measurement Method for Detecting Lowest Voltage in Adaptive Voltage Scaling Systems

	Goichi Ono, Misa Owa, Michiaki Nakayama, Yusuke Kanno (Hitachi, Ltd., Japan)
4-4	Monitoring Effective Supply Voltage Within Power Rails of Integrated Circuits Takeshi Okumoto, Kumpei Yoshikawa, Makoto Nagata (Kobe University, Japan)
4-5	A 0.3-V All Digital Crystal-Less Clock Generator for Energy Harvester Applications Jen-Chieh Liu, Wei-Chun Lee (Industrial Technology Research Institute, Taiwan),
	Hong-Yi Huang (National Taipei University, Taiwan),
	Kuo-Hsing Cheng (National Central University, Taiwan),
	Chao-Jen Huang, Yu-Wei Liang, Jia-Hung Peng, Yuan-Hua Chu (Industrial Technology Research Institute,
	Taiwan)

Plenary Session 2

Environment	
Dr. Ming-Fong Chen (Superintendent, NTU Hospital, Taiwan)	• 121
 Technology Challenges and Opportunities for Ubiquitous Computing Dr. Shekhar Borkar (Intel Fellow, Intel Corp. U.S.A) 	• 125
ession 5 speed Transceivers and Building Block	
A 20Gb/S Adaptive Duobinary Transceiver Yu-Ming Ying, I-Ting Lee, Shen-Iuan Liu (National Taiwan University, Taiwan)	· 129
A 2.3-mW, 5-Gb/S Decision-Feedback Equalizing Receiver Front-End with Static-Power-Free Signal Summation and CDR-Based Precursor ISi Reduction Seuk Son, Hanseok Kim, Myeong-Jae Park, Kyunghoon Kim, Jaeha Kim (Seoul National University, Korea)	· 133
A 24-Gb/S Source-Series Terminated Driver with Inductor Peaking in 28-nm CMOS Kosuke Suzuki, Yasumoto Tomita, Hisakatsu Yamaguchi, Tszshing Cheung, Takuji Yamamoto, Hirotaka Tamura (Fujitsu Laboratories LTD, Japan)	· 137
A 5 Gb/S 1/4-Rate Clock and Data Recovery Circuit Using Dynamic Stepwise Bang-Bang Phase Detector Yen-Long Lee, Soon-Jyh Chang, Rong-Sing Chu, Ying-Zu Lin, Yen-Chi Chen, Goh Jih Ren (National Cheng-Kung University, Taiwan), Chung-Ming Huang (Himax Technologies, Inc., Taiwan)	· 141
A 0.1-1.5 GHz 8-Bit Inverter-Based Digital-to-Phase Converter Using Harmonic Rejection Ming-Shuan Chen, Amr Amin Hafez, Chih-Kong Ken Yang (UCLA, U.S.A)	• 145
ession 6 ist-Rate ADCs	
A 1-GHz, 17.5-mW, 8-Bit Subranging ADC Using Offset-Cancelling Charge-Steering Amplifier Kenichi Ohhata, Hiroyuki Takase, Minehiko Tateno, Mai Arita, Naohiro Imakake, Yuutou Yonemitsu (Kagoshima University, Japan)	· 149
Inter-Stage Gain Error Self-Calibration of a 31.5fJ 10b 470MS/S Pipelined-SAR ADC Jianyu Zhong, Yan Zhu, Sai Weng Sin, Seng-Pan U, Rui Paulo Martins (Univ. of Macau, China)·····	· 153
A 12-Bit 8.47-fJ/Conversion-Step 1-Ms/S SAR ADC Using Capacitor-Swapping Technique Meng-Hsuan Wu, Yung-Hui Chung, Hung-Sung Li (MediaTek, Taiwan)	· 157
A 40nm CMOS Full Asynchronous Nano-Watt SAR ADC with 98% Leakage Power Reduction by Boosted Self Power Gating Ryota Sekimoto, Akira Shikata, Kentaro Yoshioka, Tadahiro Kuroda, Hiroki Ishikuro (Keio University, Japan)	· 161
A 0.05mm ² 0.6V 500Ks/s 14.3Fj/Conversion-Step 11-bit Two-Step Switching SAR ADC for 3-Dimensional Stacking CMOS Imager Jin-Yi Lin, Hsin-Yuan Huang, Chih-Cheng Hsieh(National Tsing Hua University, Taiwan), Hung-L Chen(Industrial Technology Research Institute Taiwan)	· 165
	Environment Dr. Ming-Fong Chen (Superintendent, NTU Hospital, Taiwan) To F. Ming-Fong Chen (Superintendent, NTU Hospital, Taiwan) To F. Shekhar Borkar (Intel Fellow, Intel Corp. U.S.A) ession 5 speed Transceivers and Building Block A 20Gb/S Adaptive Duobinary Transceiver YweMing Ying, I-Ting Lee, Shen-Iuan Liu (National Taiwan University, Taiwan) A 2.3-mW, 5-Gb/S Decision-Feedback Equalizing Receiver Front-End with Static-Power-Free Signal Summation and CDR-Based Precursor ISi Reduction Seak Son, Hanseok Kim, Myeong-Jae Park, Kyunghoon Kim, Jaeha Kim (Seoul National University, Korea) A 2.4-Gb/S Source-Series Terminated Drive with Inductor Peaking in 28-nm CMOS Koake Suzuki, Yasumoto Tomita, Hisakatu Yamaguchi, Tszshing Cheung, Takuji Yamamoto, Hirotaka Tamura (Fujitsu Laboratories LTD, Japan) A 24-Gb/S 1/4-Rate Clock and Data Recovery Circuit Using Dynamic Stepwise Bang-Bang Phase Detector Yen-Long Lee, Soon-Jyh Chang, Rong-Sing Chu, Ying-Zu Lin, Yen-Chi Chen, Goh Jih Ren (National Cheng-Kung University, Taiwan), Chung-Ming Huang (Himax Technologies, Inc., Taiwan) A 0.1-1.5 GHz 8-Bit Inverter-Based Digital-to-Phase Converter Using Harmonic Rejection Ming-Shuan Chen, Amr Amin Hafez, Chih-Kong Ken Yang (UCLA, U.S.A) A 1-GHz, 17.5-mW, 8-Bit Subranging ADC Using Offset-Cancelling Charge-Steering Amplifier Serich Ohhata, Hiroyuki Takase, Minehika Tateno, Mai Arita, Naohiro Imakake, Yuutou Yonemitsu (Kagoshima University, Japan) A 12-Bit 8.47-fJ/Conversion-Step 1-Ms/S SAR ADC Using Capacitor-Swapping Technique Meng-Hsuan Wu, Yung-Hui Chung, Hung-Sung Li (MediaTck, Taiwan) A 4.0-Bit, Nung-Hui, Hung-Sung Li (MediaTck, Taiwan) A 4.0-Mm CMOS Full Asynchronous Nano-Watt SAR ADC With 98% Leakage Power Reduction by Boosted Self Power Gating Yvata Schinoto, Akira Shikata, Kentaro Voshioka, Tadahiro Kuroda, Tinvia I Hanyucharita Technologi Research Institute. Taiwan) A 4.0-Bitm-Yuan Huang, Chih-Cheng Hsiek(National Tsing Hua University, Taiwan), Hum-I ChendIndustrial Cenhologe Research Institute. Taiwan)

6-6	A 9b 1GS/s 27mW Two-Stage Pipeline ADC in 45nm SOI-CMOS Jorge Pernillo ,Michael Flynn (University of Michigan, U.S.A)	169
En	Session 7 nerging Biomedical Circuits and Systems	
7-1	Ultrasonic Imaging Front-End Design for CMUT: a 3-Level 30Vpp Pulse-Shaping Pulser with Improved Efficiency and a Noise-Optimized Receiver Kailiang Chen, Anantha Chandrakasan, Charles Sodini (MIT, U.S.A)	173
7-2	A Wirelessly Powered and Interrogated Blood Flow Monitoring Microsystem Fully Integrated with a Prosthetic Vascular Graft for Early Failure Detection Jia Hao Cheong, Chee Keong Ho, Simon Sheung Yan Ng, Rui-Feng Xue (Institute of Microelectronics, Singapore), Hyouk-Kyu Cha(Seoul National University of Science and Technology, Korea), Pradeep Basappa Khannur, Xin Liu, Andreas Astuti Lee, Ferguson Noviar Endru (Institue of Microelectronics, Singapore), Woo-Tae Park (Seoul National University of Science and Technology, Korea), Li Shiah Lim, Cairan He, Minkyu Je (Institue of Microelectronics, Singapore)	177
7-3	An Inductively Powered CMOS Multichannel Bionic Neural Link for Peripheral Nerve Function Restoration Kian Ann Ng, Xu Liu, Jianming Zhao, Li Xuchuan, Shih-Cheng Yen (National University of Singapore, Singapore), Minkyu Je (Institute of Microelectronic, Singapore), Yong Ping Xu(National University of Singapore, Singapore), Ter Chyan Tan(National University Hospital, Singapore).	181
7-4	 100-Channel Wireless Neural Recording System with 54-Mb/S Data Link and 40%-Efficiency Power Link Kuang-Wei Cheng(National Cheng-Kung University / Agency for Science, Technology and Research, Singapore), Xiaodan Zou, Jia Hao Cheong, Rui-Feng Xue, Zhiming Chen, Lei Yao, Hyouk-Kyu Cha, San Jeow Cheng, Peng Li(Agency for Science, Technology and Research, Singapore), Lei Liu (Agency for Science, Technology and Research / Nanyang Technological University, Singapore), Luis Andia, Chee Keong Ho, Ming-Yuan Cheng(Agency for Science, Technology and Research, Singapore), Zhu Duan (Agency for Science, Technology and Research / National University of Singapore, Singapore), Ramamoorthy Rajkumar (National University of Singapore, Singapore), Yuanjin Zheng, Wang Ling Goh Nanyang Technological University, Singapore), Yongxin Guo, Gavin Dawe (National University of Singapore, Singapore), Woo-Tae Park, Minkyu Je (Agency for Science, Technology and Research, Singapore) 	185
7-5	A Dynamic Electrode Impedance Matched Acupuncture-Type Diagnosis System with Concurrent Feedback of Physiological Signals Kiseok Song, Sunjoo Hong, Taehwan Roh, Unsoo Ha, Hoi-Jun Yoo (KAIST, Korea)	189
7-6	A Single-Chip Time-Interleaved 32-Channel Analog Beamformer for Ultrasound Medical Imaging Ji-Yong Um, Jae-Hwan Kim, Eun-Woo Song, Yoon-Jee Kim, Jae-Yoon Sim, Hong-June Park (POSTECH, Korea)	193
	Session 8	

Low-Power Digital Communication & Multimedia SoCs

8-1	A 40 nm 535 Mbps Multiple Code-Rate Turbo Decoder Chip Using Reciprocal Dual Trellis
	Chen Yang Lin, Cheng Chi Wong, Hsie Chia Chang (National Chiao Tung University, Taiwan)
8-2	A (50,2,4) Nonbinary LDPC Convolutional Code Decoder Chip over GF(256) in 90nm CMOS

8-3	A Successive Cancellation Decoder ASIC for a 1024-Bit Polar Code in 180nm CMOS Anadi Mishra (École Polytechnique Fédérale de Lausanne, Switzerland), Alexandre Raymond (McGill University, Canada), Luca Amaru(École Polytechnique Fédérale de Lausanne, Switzerland), Gabi Sarkis (McGill University, Canada), Camille Leroux (}Institut Polytechnique de Bordeaux, France), Pascal Meinerzhagen, Andreas Burg(École Polytechnique Fédérale de Lausanne, Switzerland), Warren Gross (McGill University, Canada) ····· 205
8-4	Crisp-II: Coarse-Grained Reconfigurable Image Stream Processor for Image-Processing and Intelligent Operations in QFHD Video Cameras Teng-Yuan Cheng, Liang-Gee Chen, Shao-Yi Chien (National Taiwan University, Taiwan)
8-5	A Dynamic Resource Controller with Network-on-Chip for a 10.5nJ/Pixel Object Recognition Processor Teng-Yuan Cheng, Liang-Gee Chen, Shao-Yi Chien (KAIST, Korea)
8-6	An 800Mhz Cryptographic Pairing Processor in 65nm CMOS Yang Li, Jun Han, Shuai Wang, Dabing Fang, Xiaoyang Zeng (Fudan University, China)
Pov	Session 9 ver Management ICs
9-1	A Package Bondwire Based 80% Efficiency 80MHz Fully-Integrated Buck Converter with Precise DCM Operation and Enhanced Light-Load Efficiency Cheng Huang, Philip Mok (The Hong Kong University of Science and Technology, Hong Kong)
9-2	A Single-Inductor Dual-Output Converter with Switchable Digital-or-Analog Low-Dropout Regulator for Ripple Supression and High Efficiency Operation Yu-Huei Lee, Wei-Chung Chen, Chao-Chang Chiu, Shen-Yu Peng, Kuan-Yu Chu, Ke-Horng Chen (National Chiao Tung University, Taiwan), Ying-Hsi Lin, Tsung-Yen Tsai, Chen-Chih Huang, Chao-Cheng Lee (Realtek Semiconductor Corporation, Taiwan), Yu-Wen Chen (Vanguard International Semiconductor Corp., Taiwan), Chao-Chiun Liang, Chang-An Ho, Tun-Hao Yu (Industrial Technology Research Institute, Taiwan).
9-3	Automatic Loading Dectection (ALD) Technique for 92% High Efficiency Interleaving Power Factor Correction (PFC) over a Wide Ouptut Power of 180W Jen-Chieh Tsai, Chun-Yen Chen, Yi-Ting Chen, Chia-Lung Ni, Yi-Ping Su, Ke-Horng Chen (National Chiao Tung University, Taiwan), Yu-Wen Chen (Vanguard International Semiconductor Corp., Taiwan), Chao-Chiun Liang, Chang-An Ho, Tun-Hao Yu (Industrial Technology Research Institute, Taiwan).
9-4	A Chip-Area-Efficient CMOS Low-Dropout Regulator Using Wide-Swing Voltage Buffer with Parabolic Adaptive Biasing for Portable Applications Yonggen Liu, Chenchang Zhan, Lin Cheng, Wing-Hung Ki (The Hong Kong University of Science and Technology, Hong Kong)
9-5	A Low-Power and Low-Cost Digitally-Controlled Boost LED Driver IC for Backlights Tak-Jun Oh, Ara Cho, Seok-Lip Ki, In-Chul Hwang (Kangwon National University, Korea)
	Session 10

Oversampling ADCs

10-1	A 1.2V 64fJ/Conversion-Step Continuous-Time Sigma-Delta Modulator Using Asynchronous SAR	
	Quantizer and Digital Delta-Sigma Truncator	
	Hung-Chieh Tsai, Chi-Lun Lo, Chen-Yen Ho, Yu-Hsin Lin (MediaTek Inc., Taiwan)	1

10-2	A 7.5 mW 9 MHz CT Delta-Sigma Modulator in 65 nm CMOS with 69 dB SNDR and Reduced Sensitivity to Loop Delay Variations Mattias Andersson (Lund University, Sweden), Martin Anderson, Lars Sundström (Ericsson AB, Sweden), Pietro Andreani (Lund University, Sweden) 245
10-3	A 101 dB DR 1.1 mW Audio Delta-Sigma Modulator with Direct-Charge-Transfer Adder and Noise Shaping Enhancement Tao Wang, Wei Li (Oregon State University, U.S.A), Hirokazu Yoshizawa (Saitama Institute of Technology, Japan), Mehmet Aslan(Texas Instruments, U.S.A), Gabor C. Temes ((Oregon State University, U.S.A)
10-4	A 0.8 V 80.3 dB SNDR Stage-Shared Delta-Sigma Modulator with Chopper-Embedded Switched-Opamp for Biomedical Application Chuan-Hung Hsiao, Wei-Lin Chen, Chih-Cheng Hsieh (National Tsing Hua University, Taiwan)······ 253
10-5	A 22.4uW 80dB SNDR Sigma-Delta Modulator with Passive Analog Adder and SAR Quantizer for EMG Application Zhijie Chen, Yang Jiang, Chenyan Cai, He-Gong Wei, Sai-Wen Sin, Seng-Pan U(University of Macau, Macau), Zhihua Wang (Tsinghua University, China), Rui Paulo Martins(University of Macau, Macau)
9 Mill	Session 11 imeter-Wave Circuits and Systems
11-1	A 245 GHz, 2.6mW/Pixel Antenna-Less CMOS Imager with 0.7fW/Hz05 Nep and 3.5m Backscattered Range Adrian Tang, Hao Wu, Frank Chang (UCLA, U.S.A) ······ 261
11-2	A 34.8%-PAE CMOS Transmitter Frontend for 24-GHz FMCW Radar Applications Huan-Sheng Chen, Liang-Hung Lu (National Taiwan University, Taiwan)
11-3	A 0.7V-to-1.0V 10.1 dBm-to-13.2 dBm 60-GHz Power Amplifier Using Digitally-Assisted LDO Considering HCI Issues Rui Wu, Yuuki Tsukui, Ryo Minami, Kenichi Okada, Akira Matsuzawa (Tokyo Institute of Technology, Japan) 269
11-4	A 60 GHz Wideband Active Balun Using Magnitude and Phase Concurrent Correction Technique in 65nm CMOS Shuo-Chun Chou, Fu-Chien Huang, Chorng-Kuang Wang (National Taiwan University, Taiwan)
11-5	A 60GHz VCO with 25.8% Tuning Range by Switching Return-Path in 65nm CMOS Wei Fei, Hao Yu, Kiat Seng Yeo, Wei Meng Lim (Nanyang Technological University, Singapore)
11-6	A 60GHz CMOS Rectifier with -27.5dBm Sensitivity for mm-Wave Power Detection Shusuke Kawai, Toshiya Mitomo, Shigehito Saigusa (Toshiba Corporation , Japan)
Clo	Session 12 ck Generation and Timing Circuits
12-1	A Spread Spectrum Clock Generator Using Phase/Frequency Boosting with a Peak Power Reduction 14.9dB, RMS Jitter 1.40ps and Power 4.8mW/GHz for USB 3.0 Seong-Hwan Jeon, Young-Ho Choi, Byung-Sub Kim, Jae-Yoon Sim, Hong-June Park (Pohang University of Science and Technology, Korea)

12-2	A Multi-Phase Multi-Frequency Clock Generator Using Superharmonic Injection Locked Multipath	
	Ring Oscillators as Frequency Dividers	
	Amr Hafez, Ming-Shuan Chen, Chih-Kong Ken Yang (UCLA, U.S.A)	289

12-3	A High-Resolution Wide-Range Dual-Loop Digital Delay-Locked Loop Using a Hybrid Search Algorithm Sangwoo Han, Jongsun Kim (Hongik University, Korea) 293
12-4	An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking Yun-Chen Chuang, Sung-Lin Tsai, Cheng-En Liu, Tsung-Hsien Lin (National Taiwan University, Taiwan)
12-5	A Cint-Less Type-II PLL with Delta-Sigma DAC Based Frequency Acquisition and Reduced Quantization Noise Zhuo Zhang, Xican Chen, Woogeun Rhee, Zhihua Wang (Tsinghua University, China)
12-6	Delay-Line Based Fast-Locking All-Digital Pulsewidth- Control Circuit with Programmable Duty Cycle Jun-Ren Su, Te-Wen Liao, Chung-Chih Hung (National Chiao Tung University, Taiwan)
SSD	Session 13 Memory and High Frequency Analog
13-1	VSET/RESET and VPGM Generator Without Boosting Dead Time for 3D-ReRAM and NAND Flash Hybrid Solid-State Drives Teruyoshi Hatanaka (Chuo University / The University of Tokyo, Japan), Ken Takeuchi (Chuo University, Japan)
13-2	An Integrated Variable Positive/Negative Temperature Coefficient Read Reference Generator for MLC PCM/NAND Hybrid 3D SSD Kousuke Miyaji, Koh Johguchi (Chuo University, Japan), Kazuhide Higuchi (University of Tokyo, Japan), Ken Takeuchi (Chuo University, Japan)
13-3	A 5.8GHz Digital Arbitrary Phase-Setting Type II PLL in 65nm CMOS with 2.25° Resolution Li Li (University of Michigan, United States), Mark Ferriss (IBM T. J. Watson Research Center, U.S.A), Michael Flynn (University of Michigan, U.S.A)
13-4	A 0.5V GFSK 200uW Limiter/Demodulator with Bulk-Driven Technique for Low-IF Bluetooth Chang Ming Lai, Meng Hung Shen, Yi Shuan Wu, Po-Chiun Huang (National Tsing Hua university, Taiwan)
13-5	Wireless Wafer Probing for on-Chip Analog Voltage Measurement Dae Young Lee, David Wentzloff, John Hayes (University of Michigan, U.S.A)
S Ultr	Session 14 a Low-Power Circuits for Emerging Communication System
14-1	Photovoltaic-Assisted CMOS Rectifier Circuit for Synergistic Energy Harvesting from Ambient Radio Wave Koji Kotani, Takumi Bando, Yuki Sasaki (Tohoku University, Japan)
14-2	A 45uW Injection-Locked FSK Wake-Up Receiver for Crystal-Less Wireless Body-Area-Network Joonsung Bae, Hoi-Jun Yoo (KAIST, Korea)
14-3	A 2.4/5.8 GHz 10 µW Wake-Up Receiver with -65/-50 dBm Sensitivity Using Direct Active RF Detection Kuang-Wei Cheng (National Cheng Kung University, Taiwan), Xin Liu, Minkyu Je (Institute of Microelectronics, Singapore) 337

14-4	An Asymmetrical QPSK/OOK Transceiver SoC and 15:1 JPEG Encoder IC for Multifunction Wireless Capsule Endoscopy Yuan Gao, San Jeow Cheng, Wei Da Toh, Yuen Sam Kwok, Kay-Chuan Benny Tan, Xi Chen, Wai-Meng Mok, Htun Htun Win, Bin Zhao, Shengxi Diao, Cabuk Alper, Yuanjin Zheng, Sumei Sun, Minkyu Je (Agency for Science, Technology and Research, Singapore), Chun-Huat Heng (National University of Singapore, Singapore)
14-5	A QPSK/16-QAM OFDM-Based 29.1Mbps LINC Transmitter for Body Channel Communication Ping-Yuan Tsai, Shu-Yu Hsu, Jen-Shin Chang (National Chiao-Tung University, Taiwan), Tsan-Wen Chen (MediaTek Inc., Taiwan), Chen-Yi Lee (National Chiao-Tung University, Taiwan)
14-6	Continuous-Time High-Precision IR-UWB Ranging-System in 90 nm CMOS Shanthi Sudalaiyandi, Håkon André Hjortland, Tuan-Anh Vu, Øivind Næss, Tor Sverre Lande (University of Oslo, Norway) ······ 349
VC	Session 15 O & PLL
15-1	A 0.38 mm², 10MHz-6.6 GHz Quadrature Frequency Synthesizer Using Fractional-N Injection -Locked Technique Wei Deng, Ahmed Musa, Kenichi Okada, Akira Matsuzawa (Tokyo Institute of Technology, Japan)
15-2	A 0.5-V 5.5-GHz Class-C-VCO-Based PLL with Ultra-Low-Power ILFD in 65 nm CMOS Sho Ikeda, Tatsuya Kamimura, Sangyeop Lee, Norifumi Kanemaru, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu (Tokyo Institute of Technology, Japan) 357
15-3	An Energy-Efficient 2.4-GHz PSK/16-QAM Transmitter Chun-Yu Lin (National Taiwan University, Taiwan), Yao-Hong Liu (IMEC - Holst Centre, Netherlands), Chang-Tsung Fu, Hasnain Lakdawala (}Intel Corporation, U.S.A), Tsung-Hsien Lin (National Taiwan University, Taiwan) 361
15-4	Heterogeneous Coupled Ring Oscillator Arrays for Reduced Phase Noise at Lower Power Consumption Prashant Dubey (Synopsys India Pvt. Ltd., India), Didier Belot (STMicroelectronics, France), Shouri Chatterjee (Indian Institute of Technology Delhi, India) 365
15-5	A Low Voltage Sub 300uW 2.5GHz Current Reuse VCO Mazhareddin Taghivand (Stanford University, Qualcomm Atheros, U.S.A.), Mohammad Mahdi Ghahramani , Michael Flynn (University of Michigan, U.S.A.)
15-6	4 GHz Locking Range and 0.19 pJ Low-Energy Differential Dual-Modulus 10/11 Prescaler Takeshi Mitsunaka, Masafumi Yamanoue, Kunihiko Iizuka (SHARP Corporation, Japan), Minoru Fujishima (Hiroshima University, Japan)
Lov	Session 16 v-Power SoCs & Circuits

16-1	Real-Time Instruction-Cycle-Based Dynamic Voltage Scaling (iDVS) Power Management
	for Low-Power Digital Signal Processor (DSP) with 53% Energy Savings
	Shen-Yu Peng, Yu-Huei Lee, Chun-Hsien Wu, Tzu-Chi Huang, Ke-Horng Chen (National Chiao Tung
	University, Taiwan), Ying-Hsi Lin, Chao-Cheng Lee, Chen-Chih Huang, Ching-Yuan Yeh (Realtek
	Semiconductor Corporation, Taiwan), Yu-Wen Chen (Vanguard International Semiconductor Corp.,
	Taiwan), Chao-Chiun Liang, Chang-An Ho, Tun-Hao Yu (National Chiao Tung University, Taiwan)

16-2	Ultra-Low-Energy Near-Threshold Biomedical Signal Processor for Versatile Wireless Health Monitoring Xin Liu, Jun Zhou, Xiongfei Liao, Chao Wang, Jianwen Luo, Mohammad Madihian, Minkyu Je (Agency for Science, Technology and Research, Singapore)
16-3	Performance and Side-Channel Attack Analysis of a Self Synchronous Montgomery Multiplier Processing Element for RSA in 40nm CMOS Benjamin Devlin (University of Tokyo, Japan), Hiroshi Ueki, Shintaro Mori, Shigenori Miyauchi (Renesas Electronics Corporation, Japan), Makoto Ikeda, Kunihiro Asada (The University of Tokyo, Japan)
16-4	A Body Bias Generator Compatible with Cell-Based Design Flow for Within-Die Variability Compensation Norihiro Kamae, Akira Tsuchiya, Hidetoshi Onodera (Kyoto University, Japan)
16-5	Self-Test Methodology and Structures for Pre-Bond TSV Testing in 3D-IC System Chao Wang, Jun Zhou, Bin Zhao, Xin Liu, Philippe Royannez, Minkyu Je (Agency for Science, Technology and Research, Singapore)
Author I	ndex
Panel D	iscussions 405
Commit	tees 412