

# **2013 14th International Conference on Ultimate Integration on Silicon**

**(ULIS 2013)**

**Coventry, United Kingdom  
19 – 21 March 2013**



**IEEE Catalog Number: CFP1349D-PRT  
ISBN: 978-1-4673-4800-3**

# 2013 14th International Conference on Ultimate Integration on Silicon (ULIS).

## Table of contents

### SESSION 1 New for ULIS

Chair: M. Östling (KTH)

- Invited paper** by T. E. Whall, Cooltronics: a new low-temperature tunneling-technology based on Silicon **P1**
- Invited paper** by D.Paul, Prospects for SiGe Thermoelectric Generators **P5**
- Invited paper** by P.Gammon, Silicon and the Wide Bandgap Semiconductors, shaping the Future Power Electronic Device Market. **P9**

### SESSION 2 Tunelling Devices

Chair: E. Sangiorgi (IUNET)

- Invited paper** by S.Mantl, Si based tunnel field effect transistors: recent achievements **P15**
- D. Verreck, A. S. Verhulst and G. Groeseneken, Split Pocket p-n-i-n Tunnel Field-Effect Transistors **P21**
- S. Richter, S. Blaeser, L. Knoll, S. Trelenkamp, A. Schäfer, J. M. Hartmann, Q. T. Zhao, S. Mantl, SiGe on SOI Nanowire Array TFETs with Homo- and Heterostructure Tunnel Junctions **P25**
- M. Graef, M. Schwarz, T. Holtij, F. Hain, A. Kloes and B. Iñíguez, Two-dimensional Bias Dependent Model for the Screening Length in Double-Gate Tunnel-FETs **P29**

### SESSION 3 Gatestacks, Non-Silicon Channels Chair: S. Mantl (FZ Juelich)

- Invited paper** by S.Deleonibus, Heterogeneous Micro/Nano-Electronics: Towards the Maturity Learning into the Zero Variability Era. **P33**
- J. Hoentschel, S.Y. Ong, T. Balzer, N. Sassi, R. Yan, T. Herrmann, S.Flachowsky, C. Grass, S. Beyer, O. Kallensee, Y.-Y. Lin, A.Shickova, A. Muehlhoff, C. Kretzschmar, J. Winkler, M. Wiatr and M. Horstmann, Advanced Gate Stack Work Function Optimization and Substrate Dependent Strain Interactions on HKMG First Stacks for 28nm VLSI Ultra Low Power Technologies **P37**
- A. Soussou, C. Leroux, D. Rideau, A. Toffoli, G. Romano, C. Tavernier, G. Reibold, G. Ghibaudo, Parameters extraction in SiGe/Si pMOSFETs using split CV technique **P41**
- P. Weigele, L. Czornomaz, D. Caimi, N. Daix, M. Sousa, J. Fompeyrine, C. Rossel, III-V Heterostructure-on-Insulator for Strain Studies in n-InGaAs Channels **P45**
- Invited paper** by E.Witters, Integration aspects of strained Ge pFETs **P49**

## **SESSION 4 Limits of Scaling**

**Chair: S. Deleonibus (CEA-LETI)**

- Invited paper** by M. Luisier, Paving the way for ultimate device scaling through nanoelectronic device simulations **P53**
- S. Morvan, F. Andrieu, J.-C. Barbé, G. Ghibaudo, Strain Transfer Structure as a Mobility Booster for Fully-Depleted SOI MOSFETs at the 10nm Node **P57**
- O. Nier, D. Rideau, R. Clerc, J.C Barbé, L. Silvestri, F. Nallet, C. Tavernier, H. Jaouen, Limits and improvements of TCAD piezoresistive models in FDSOI transistors **P61**
- X.Wang, A. R. Brown, B.Cheng, and A. Asenov, Drain Bias Impact on Statistical Variability and Reliability in 20 nm Bulk CMOS Technology **P65**
- T. Dutta, Q. Rafhay, G. Pananakakis and G. Ghibaudo, Modeling of the Impact of Source/Drain regions on Short Channel Effects in MOSFETs **P69**

## **SESSION 5 Sensing**

**Chair: M. Myronov (Warwick)**

- S. Rigante, P. Scarbolo, D. Bouvet, M. Wipf, A. Tarasov, K. Bedner, and A.M. Ionescu, High-k dielectric FinFETs towards Sensing Integrated Circuits **P73**
- P. Palestri, R. Sette, F. Pittino, F. Saccon, D. Esseni, L. Selmi, Simulation of nano-biosensors based on conventional TCAD **P77**
- G. Jayakumar, A. Asadollahi, P.-E. Hellström. K. Garidis, M. Östling, Silicon Nanowires Integrated in a Fully Depleted CMOS Process for Charge Based Biosensing **P81**

## **SESSION 6 Novel Device Concepts**

**Chair: F. Balestra (Grenoble INP)**

- T. Holtij, M.Schwarz, M.Graef, F. Hain, A. Kloes and B. Iniguez, Model for Investigation of Ion=Ioff Ratios in Short-Channel Junctionless Double Gate MOSFETs **P85**
- A. G Nassiopoulou, E Hourdakis, P. Sarafis, Ph Ferrari, H. Issa, J-P Raskin, C. Roda Neve, K. Ben Ali, Porous Si as a substrate material for RF passive integration **P89**
- P. Maiorano, E. Gnani, R. Grassi, A. Gnudi, S. Reggiani and G. Baccarani, Non-parabolic band effects on the electrical properties of superlattice FETs **P94**

## **SESSION 7 Poster Session**

- Lars Knoll, S. Richter, A. Nichau, A. Schäfer, K. K. Bourdelle, Q. T. Zhao and S. Mantl, Gate-all-around Si nanowire array tunnelling FETs with high on-current of 75  $\mu\text{A}/\mu\text{m}$  @ VDD=1.1V **P98**
- M.-S. Kim, T. Vandeweyer, E. Altamirano-Sanchez, H. Dekkers, E. Van Besien, D. Tsvetanova, O. Richard, S. Chew, G. Boccardi, N. Horiguchi, Self-Aligned Double Patterning of 1x nm FinFETs; A New Device Integration through the **P102**

Challenging Geometry	
M. Najmzadeh, J.-M. Sallese, M. Berthomé, W. Grabinski, A. M. Ionescu, Mobility Extraction Assessment in GAA Si NW; JL FETs with Cross-Section Down to 5 nm	<b>P106</b>
L. Donetti, F. Gamiz, B. Biel, C. Sampedro, Non-parabolicity in Si-(110) nMOSFETs: analytic and numerical results for the two-band $k_p$ model	<b>P110</b>
E. A. Towie, C. Riddet, A. Asenov, Monte Carlo Simulation of the Effect of Interface Roughness in Implant-Free Quantum-Well MOSFETs	<b>P114</b>
A.H.A. Hassan, O.A. Mironov, A. Feher, E. Cizmar, S. Gabani, R.J.H. Morris, A. Dobbie, V.A. Shah, M. Myronov, I.B. Berkutov, V.V. Andrievskii, D.R. Leadley, Pure Ge Quantum Well with High Hole Mobility	<b>P118</b>
E. Dentoni Litta, P.-E. Hellström, C. Henkel, M. Östling, Characterization of thulium silicate interfacial layer for high-k/metal gate MOSFETs	<b>P122</b>
H. Achour, B. Cretu, J.-M. Routoure, R. Carin, R. Talmat A. Benfdila, E. Simoen and C. Claeys, Detailed characterisation of SOI n-FinFETs at very low temperature	<b>P126</b>
J.-K. Hsia, C.-H. Shih, T.-S. Kang, N. D. Chien, and N. Van Kien, Fringing Field and Short Channel Effects in Thin-Body SOI MOSFETs with Shallow Source/Drain	<b>P130</b>
S.-Y. Liao, E. A. Towie, D. Balaz, C. Riddet, B. Cheng and A. Asenov, Impact of the statistical variability on 15nm III-V and Ge MOSFET based SRAM design	<b>P134</b>
S. Migita, T. Matsukawa, Y. Morita, M. Masahara and H. Ota, Variability of Short Channel Junctionless Field-Effect Transistors Caused by Fluctuation of Dopant Concentration	<b>P138</b>
M. Cheralathan, C. Sampedro, F. Gámiz, B. Iñiguez, Analytical Drain Current Model using Temperature dependence model in nanoscale Double-Gate (DG) MOSFETs	<b>P142</b>
R. K. Sharma, A.s Antonopoulos, N.s Mavredakis and M. Bucher, Impact of Design Engineering on RF linearity and Noise Performance of Nanoscale DG SOI MOSFETs	<b>P146</b>
X. Yang, S. Long, K. Zhang, X. Lian, X. Liu, Q. Liu, H. Lv, J. Suñé, M. Liu, Statistical Approach to the RESET Switching of the HfO <sub>2</sub> -Based Solid Electrolyte Memory	<b>P150</b>
F. Adamu-Lema, S.M. Amoroso, L. Gerrer, A. Asenov, Modelling of Reliability of nanoscale MOSFETs	<b>P154</b>
A. Kuligk, C. D. Nguyen, D.-A. Löhr, V. Beyer and B. Meinerzhagen, Accurate and Efficient Physical Simulation of Program Disturb in Scaled NAND Flash Memories	<b>P158</b>
X. Lian, E. Miranda, S. Long, L. Perniola, M. Liu, and J.Suñé, Experimental evidence for a quantum wire state in HfO <sub>2</sub> -based VCM-RRAM	<b>P162</b>
B. Biel, L. Donetti, A. Godoy and F. J. Gamiz, Ab initio validation of continuum models for Si/SiO <sub>2</sub> interfaces	<b>P166</b>
C. Casteleiro, J. E. Halpin, V. A. Shah, M. Myronov, D.R. Leadley, Thermally grown GeO <sub>2</sub> on epitaxial Ge on Si(001) substrate	<b>P170</b>
G. Lucovsky and J. Kim, Qualitative and Quantitative Differences between non-crystalline and Nano-crystalline Oxides in Device Technologies	<b>P174</b>
X. Saura, X. Lian, D. Jimenez, E. Miranda, X. Borrísé, J.M. Rafí, F. Campabadal and J. Suñé, Exploring the field-effect control of breakdown paths in lateral W/HfO <sub>2</sub> /W structures	<b>P178</b>

- V. A. Shah, M. Myronov, L. Bawden, M. J. Prest, J. S. Richardson-Bullock, P. M. Gammon, S. Rhead, E.H. C. Parker, T. E Whall and D. R. Leadley, Novel fabrication technique for Ge membranes **P182**
- E. Chávez, J. Gomis-Bresco, F. Alzina, J.S. Reparaz, V.A. Shah, M. Myronov, D.R. Leadley and C.M. Sotomayor Torres, Flexural mode dispersion in ultra-thin Ge membranes **P186**
- P. Sharma, J. Perruisseau Carrier and A.M. Ionescu, Nanoelectromechanical Microwave Switch Based on Graphene **P190**
- S. N. R. Kazmi, C. Salm and J. Schmitz, Mechanical resonators on CMOS for integrated passive band pass filters **P194**
- M.-K. Joo, M. Mouis, G.-T. Kim, U. J Kim and G. Ghibardo, Simulation Methodology for 2D random Network of CNTs Field-Effect Transistors **P198**
- M. J. Prest, Q. T. Zhao, J. T. Muhonen, V. A. Shah, J. S. Richardson-Bullock, M. Prunnila, D. Gunnarsson, T. E. Whall, E. H. C. Parker and D. R. Leadley, Using platinum silicide as a superconductor for silicon electron coolers **P202**
- R. De Rose, P. Magnone, M. Zanucoli, E. Sangiorgi, C. Fiegna, Loss Analysis of Silicon Solar Cells by Means of Numerical Device Simulation **P206**
- M. Zanucoli, J. Michallon, I. Semenikhin, A. Kaminski-Cachopo, E. Sangiorgi, C. Fiegna, Optical Simulation of ZnO/CdTe and c-Si/a-Si Vertical Nanowires Solar Cells **P210**
- J. S. Richardson-Bullock, M. J. Prest, M. Prunnila, D. Gunnarsson, V. A. Shah, A. Dobbie, M. Myronov, R. J. H. Morris, T. E. Whall, E. H. C. Parker and D. R. Leadley, Hole-phonon energy loss rate in boron doped silicon **P214**
- G. Lucovsky, Nano-Scale Order in Hydrogenated Amorphous Silicon a-Si,H and Doped a-Si(H): Defect Reduction For Device Applications **P217**
- D. Osintsev, V. Sverdlov, and S. Selberherr, Influence of the Valley Degeneracy on Spin Relaxation in Thin Silicon Films **P221**