

International Symposium on Quality Electronic Design

(ISQED 2013)

**Santa Clara, California, USA
4 – 6 March 2013**



IEEE Catalog Number: CFP13250-PRT
ISBN: 978-1-4673-4951-2

TABLE OF CONTENTS
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN

Welcome to ISQED &&%

Best Paper Award

Committee

Call for Papers – ASQED 2013End pages

SESSION 1A: Three Dimensional Circuits and Packaging

Chair: Farhang Yazdani, BroadPak

Co-Chair: John Park, Mentor Graphics

Hetero 3D Integration: A Scheme for Optimizing Efficiency/Cost of Chip Multiprocessors	1
Shivam Priyadarshi, Niket Choudhary, Brandon Dwiell, Ankita Upreti, Eric Rotenberg, Rhettt Davis, Paul Franzon North Carolina State University	
Effective Thermal Control Techniques for Liquid-Cooled 3D Multi-Core Processors	8
Yue Hu, Shaoming Chen, Lu Peng, Edward Song, Jin-Woo Choi..... Louisiana State University	
Reliability-Constrained Die Stacking Order in 3DICs Under Manufacturing Variability	16
Tuck-Boon Chan, Andrew B. Kahng, Jiajia Li..... University of California, San Diego	
Analytical Modeling and Numerical Simulations of Temperature Field in TSV-based 3D ICs	24
Yuriy Shiyankovskii ¹ , Chris Papachristou ¹ , Cheng-Wen Wu ² ¹ Case Western Reserve University, ² National Tsing Hua University / Industrial Technology Research Institute	
New Electrical Design Verification Approach for 2.5D/3D Package Signal and Power Integrity	30
Nozad Karim.....Amkor Technology	

SESSION 1B: Aging Aware Design

Chair: Riza Nasser, Intel

Co-Chair: Srivinas Bodapati, Intel

An Arbitrary Stressed NBTI Compact Model for Analog/Mixed-Signal Reliability Simulations	31
Jinbo Wan and Hans Kerkhoff..... University of Twente	
Impacts of NBTI and PBTI Effects on Ternary CAM	38
Yen-Han Lee, Ing-Chao Lin, Sheng-Wei Wang..... National Cheng Kung University	
On Predicting NBTI-induced Circuit Aging by Isolating Leakage Change	46
Yinhe Han ¹ , Song Jin ¹ , Jiebing Qiu ¹ , Qiang Xu ² , Xiaowei Li ¹ ¹ Institute of Computing Technology, Chinese Academy of Sciences, ² The Chinese University of Hong Kong	
Aging-aware Timing Analysis Considering Combined Effects of NBTI and PBTI	53
Saman Kiamehr, Farshad Firouzi, Mehdi B. Tahoori..... Karlsruhe Institute of Technology (KIT)	
Flexible Data Allocation for Scratch-pad Memories to Reduce NBTI Effects	60
Dimitra Papagiannopoulou, Patipan Prasertsom, Iris Bahar..... Brown University	

SESSION 1C: 3D Integrated Circuits

Chair: Houman Homayoun, University of California San Diego

Co-Chair: Jose Silva Matos, University of Porto, Portugal

Runtime 3-D Stacked Cache Management for Chip-Multiprocessors	68
Jongpil Jung ¹ , Kyungsu Kang ² , Giovanni De Micheli ² , Chong-Min Kyung ¹ ¹ KAIST, ² EPFL	
A Co-Synthesis Methodology for Power Delivery and Data Interconnection Networks in 3D ICs	73
Nishit Kapadia and Sudeep Pasricha Colorado State University	

Temperature Aware Thread Migration in 3D Architecture with Stacked DRAM	80
Dali Zhao ¹ , Houman Homayoun ² , Alex V. Veidenbaum ¹	
..... ¹ University of California, Irvine, ² George Mason University	
A System-level Solution for Managing Spatial Temperature Gradients in Thinned 3D ICs	88
Arunachalam Annamalai, Raghavan Kumar, Arunkumar Vijayakumar, Sandip Kundu	
..... University of Massachusetts Amherst	
Vertically-Addressed Test Structures (VATS) for 3D IC Variability and Stress Measurements	96
Conor O'Sullivan, Peter Levine, Siddharth Garg	
University of Waterloo	

SESSION 2A: System Level Energy

Chair: Lech Jozwiak, Eindhoven University of Technology

Co-Chair: Rajesh Berigei, Texas Instruments

Energy-Aware Coarse-Grained Reconfigurable Architectures using Dynamically Reconfigurable Isolation Cells	104
Syed M. A. H. Jafri ¹ , Ozan Zeki Bag ¹ , Ahmed Hemani ¹ , Nasim Farahini ¹ , Kolin Paul ¹ , Juha Plosila ² , Hannu Tenhunen ¹	
¹ Royal Institute of Technology (KTH) Sweden, ² University of Turku (UTU) Finland	
Hybrid CMOS-TFET based Register Files for Energy-Efficient GPGPUs	112
Zhi Li, Jingweijia Tan, Xin Fu.....	
University of Kansas	
Compiler-assisted Leakage Energy Optimization of Media Applications on Stream Architectures	120
Shan Cao, Zhaolin Li, Zhixiang Chen, Guoyue Jiang, Shaojun Wei.....	
Tsinghua University	
On a Rewriting Strategy for Dynamically Managing Power Constraints and Power Dissipation in SoCs	128
Vinod Viswanath ¹ , Rajeev Muralidhar ² , Harinarayanan Seshadri ² , Jacob Abraham ³	
..... ¹ Real Intent Inc., ² Intel Corp., ³ University of Texas at Austin	
Sustainable Dual-Level DVFS-enabled NoC with On-chip Wireless Links	135
Jacob Murray, Rajath Hegde, Teng Lu, Partha Pande, Behrooz Shirazi.....	
Washington State University	
On the Selection of Adder Unit in Energy Efficient Vector Processing	143
Ivan Ratkovic, Oscar Palomar, Milan Stanic, Osman S. Unsal, Adrian Cristal, Mateo Valero	
..... Barcelona Supercomputing Center	

SESSION 2B: Low Power System Design

Chair: Amin Khajeh Djahromi, Intel

Co-Chair: Krishnan Sundaresan, Oracle America, Inc.

Low-Energy Digital Filter Design Based on Controlled Timing Error Acceptance	151
Ku He, Andreas Gerstlauer, Michael Orshansky	
The University of Texas at Austin	
A Novel and Efficient Method for Power Pad Placement Optimization	158
Ting Yu and Martin. D. F. Wong	
University of Illinois Urbana-Champaign	
Min-Cut Based Leakage Power Aware Scheduling in High-Level Synthesis	164
Nan Wang ¹ , Song Chen ² , Takeshi Yoshimura ¹	
¹ Waseda University,	
² University of Science and Technology of China	
Hierarchical Dynamic Power Management Using Model-Free Reinforcement Learning	170
Yanzhi Wang ¹ , Maryam Triki ² , Xue Lin ¹ , Ahmed Ammari ² , Massoud Pedram ¹	
..... ¹ University of Southern California, ² Carthage University	
Accurate Architecture-level Thermal Analysis Methods for MPSoC with Consideration for Leakage Power Dependence on Temperature	178
Jiaqi Yan, Zuying Luo, Liang Tang	
Beijing Normal University	
Application-Driven Power Efficient ALU Design Methodology for Modern Microprocessors	184
Na Gong ¹ , Jinhui Wang ² , Ramalingam Sridhar ¹	
..... ¹ University at Buffalo, SUNY, ² Beijing University of Technology	

SESSION 2C: Emerging Devices and Design Techniques

Chair: Paul Tong, Pericom Semiconductor

Co-Chair: Bao Liu, UT San Antonio

Low Power and Compact Mixed-Mode Signal Processing Hardware using Spin-Neurons	189
Mrigank Sharad, Deliang Fan, Kaushik Roy..... Purdue University	
System-level Optimization and Benchmarking for InAs Nanowire Based Gate-All-Around Tunneling FETs	196
Chenyun Pan, Ahmet Ceyhan, Azad Naeemi..... Georgia Institute of Technology	
Impact of Conventional and Emerging Interconnects on the Circuit Performance of Various Post-CMOS Devices	203
Ahmet Ceyhan and Azad Naeemi Georgia Institute of Technology	
Reducing IR Drop in 3D Integration to Less Than 1/4 Using Buck Converter on Top Die (BCT) Scheme	210
Yasuhiro Shinozuka ¹ , Hiroshi Fuketa ¹ , Koichi Ishida ¹ , Futoshi Furuta ² , Kenichi Osada ² , Kenichi Takeda ² , Makoto Takamiya ¹ , Takayasu Sakurai ¹ ¹ University of Tokyo, ² Association of Super-Advanced Electronics Technologies (ASET)	
Energy-Efficient Spin-Transfer Torque RAM Cache Exploiting Additional All-Zero-Data Flags	216
Jinwook Jung, Yohei Nakata, Masahiko Yoshimoto, Hiroshi Kawaguchi Kobe University	
Design Of Ultra High Density And Low Power Computational Blocks using Nano-Magnets	223
Mrigank Sharad, Karthik Yogendra, Kon-Woo Kwon, Kaushik Roy..... Purdue University	

SESSION 3A: Advances in Routing and Timing

Chair: Mark Young, Texas Instruments

Co-Chair: Andre Reis, Universidade Federal do Rio Grande do Sul

LMgr: A Low-Memory Global Router with Dynamic Topology Update and Bending-Aware Optimum Path Search	231
Jingwei Lu ¹ and Chiu-Wing Sham ² ¹ University of California, San Diego, ² The Hong Kong Polytechnic University	
Vision-inspired Global Routing for Enhanced Performance and Reliability	239
Jun Yong Shin, Nikil Dutt, Fadi Kurdahi UC Irvine	
Crosstalk Timing Windows Overlap in Statistical Static Timing Analysis	245
Hanif Fatemi and Peivand Tehrani Synopsys, Inc.	
Multi-objective Optimization Algorithm for Efficient Pin-constrained Droplet Routing Technique in Digital Microfluidic Biochip	252
Soumyajit Chatterjee, Hafizur Rahaman, Tuhina Samanta Bengal Engineering & Science University	
Advances in Wire Routing	257
Martin D.F. Wong University of Illinois at Urbana-Champaign	

SESSION 3B: Global Circuit Design

Chair: Abhilash Goyal, Oracle

Co-Chair: Riaz Nasser, Intel

Effectiveness of Hybrid Recovery Techniques on Parametric Failures	258
Shrikanth Ganapathy ¹ , Ramon Canal ¹ , Antonio Gonzalez ² , Antonio Rubio ¹ ¹ Universitat Politecnica de Catalunya, ² Intel Barcelona Research Center	
Fast Reliability Exploration for Embedded Processors via High-level Fault Injection	265
Zheng Wang, Chao Chen, Anupam ChattopadhyayMPSoC Architectures, RWTH-Aachen	
Analysis and Reliability Test to Improve the Data Retention Performance of EPROM Circuits	273
Jiyuan Luan and Michael DiVita Texas Instruments	

Enabling Sizing for Enhancing the Static Noise Margins278
Valeriu Beiu¹, Azam Beg¹, Walid Ibrahim¹, Fekri Kharbush¹, Massimo Alioto²
.....¹UAEU, ²University of Michigan Ann Arbor

SRAM Bit-line Electromigration Mechanism and its Prevention Scheme286
Zhong Guan¹, Malgorzata Marek-Sadowska¹, Sani Nassif²
.....¹University of California Santa Barbara, ²IBM Austin Research Laboratory

SESSION 3C: CAD for 3-D ICs

Chair: Masahiro Fujita, University of Tokyo

Co-Chair: Anand Iyer, AMD

Cost-driven 3D Design Optimization with Metal Layer Reduction Technique294
Qiaosha Zou¹, Jing Xie¹, Yuan Xie^{1,2}¹Pennsylvania State University, ²AMD Research

TSV-aware Topology Generation for 3D Clock Tree Synthesis300
Wulong Liu¹, Haixiao Du¹, Yu Wang¹, Yuchuan Ma¹, Yuan Xie², Jinguo Quan¹, Huazhong Yang¹
.....¹Tsinghua University, ²Pennsylvania State University

Electrical and Thermal Analysis for Design Exchange Formats in Three Dimensional Integrated Circuits308
Rishik Bazaz, Jianyong Xie, Madhavan Swaminathan Georgia Institute of Technology

Reliability Consideration with Rectangle- and Double-Signal Through Silicon Vias Insertion in 3D Thermal-Aware Floorplanning316
Chih-han Hsu, Shanq-Jang Ruan, Ying-Jung Chen, Tsang-Chi Kan
..... National Taiwan University of Science and Technology

Configurable Redundant Via-Aware Standard Cell Design Considering Multi-Via Mechanism322
Tsang-Chi Kan, Hung-Ming Hong, Ying-Jung Chen, Shanq-Jang Ruan
..... National Taiwan University of Science and Technology

SESSION P: Poster Session

Chair: Syed M Alam, Everspin Technologies

Co-Chair: Mark Budnik, Valparaiso University

A Novel Flow for Reducing Clock Skew Considering NBTI Effect and Process Variations327
Jifeng Chen and Mohammad Tehranipoor University of Connecticut

Suspicious Timing Error Prediction with In-Cycle Clock Gating335
Youhua Shi, Hiroaki Igarashi, Nozomu Togawa, Masao Yanagisawa Waseda University

Performance Entitlement by Exploiting Transistor's BTI Recovery341
Senthil Arasu¹, Mehrdad Nourani¹, Vijay Reddy², John Carulli²
.....¹University of Texas at Dallas, ²Texas Instruments Inc.

Device Design and Analysis of Logic Circuits and SRAMs for Germanium FinFETs on SOI and Bulk Substrates347
Vita Pi-Ho Hu, Ming-Long Fan, Pin Su, Ching-Te Chuang National Chiao Tung University

A Novel 6T SRAM Cell with Asymmetrically Gate Underlap Engineered FinFETs for Enhanced Read Data Stability and Write Ability353
Shairfe Salahuddin, Hailong Jiao, Volkan Kursun The Hong Kong University of Science and Technology

Canonical Ordering of Instances to Immunize the FPGA Place and Route Flow from ECO-Induced Variance359
Avijit Dutta, Neil Tuttle, Krishnan Anandh Cypress Semiconductor Corporation

A Low Power Deflection Routing Method for Bufferless NoC364
Chung-Kai Hsu¹, Kun-Lin Tsai², Jing-Fu Jheng¹, Shanq-Jang Ruan¹, Chung-An Shen¹
.....¹National Taiwan University of Science and Technology, ²Tunghai University

A 64-core Platform for Biomedical Signal Processing	368
Jordan Bisasky ¹ , Houman Homayoun ² , Farhang Yazdani ³ , Tinoosh Mohsenin ¹ ¹ Univ of Maryland - BC, ² George Mason University, ³ BroadPak	
Improving Timing Error Tolerance without Impact on Chip Area and Power Consumption	373
Ken Yano, Takanori Hayashida, Toshinori Sato..... Fukuoka University	
System-Level Modeling of Dynamic Reconfigurable Designs using Functional Programming Abstractions	379
Bahram Najafi Uchevler ¹ , Kjetil Svarstad ¹ , Jan Kuper ² , Christiaan Baaij ² ¹ NTNU, Norway, ² University of Twente	
Design of a 6 Gbps Continuous-Time Adaptive Equalizer Using a Voltage Rectifier Instead of a Power Detector	386
Krishna Srinivasan and Jonathan Rosenfeld..... Intel Corporation	
A Predictable Compact Model for Non-monotonous Vth-Pelgrom Plot of Long Channel Halo-implanted Transistors	391
Shigetaka Kumashiro Renesas Electronics Corporation	
Manufacturable Nanometer Designs using Standard Cells with Regular Layout	398
Kasyab Parmesh Subramaniyan and Per Larsson-Edefors Chalmers University of Technology	
Fast Analog Design Optimization using Regression-based Modeling and Genetic Algorithm: A Nano-CMOS VCO Case Study	406
Dhruva Ghai ¹ , Saraju Mohanty ² , Garima Thakral ¹ ¹ Oriental University, India, ² University of North Texas	
Low Power Sensor for Temperature Compensation in Molecular Biosensing	412
Daniela De Venuto Politecnico di Bari, Italy	
A Power Efficient and Digitally Assisted CMOS Complementary Telescopic Amplifier with Wide Input Common Mode Range	416
Rishi Todani and Ashis Kumar Mal National Institute of Technology, Durgapur	

SESSION 4A: Low Power Technologies

Chair: Syed M. Alam, Everspin Technologies

Co-Chair: Dinesh Somasekhar, Intel

Peak Power Reduction of a Sensor Network Processor Fabricated with Deeply Depleted Channel Transistors in 65nm Technology	422
Kentaro Kawakami, Takeshi Shiro, Hironobu Yamasaki, Katsuhiko Yoda, Hiroaki Fujimoto, Kenichi Kawasaki, Yasuhiro Watanabe..... Fujitsu Laboratories Ltd.	
Evaluation of Tunnel FET-based Flip-Flop Designs for Low Power, High Performance Applications	430
Matthew Cotter, Huichu Liu, Suman Datta, Vijaykrishnan Narayanan.... The Pennsylvania State University	
A Cost-effective 45nm 6T-SRAM Reducing 50mV Vmin and 53% Standby Leakage with multi-Vt Asymmetric Halo MOS and Write Assist Circuitry	438
Koji Nii ¹ , Makoto Yabuuchi ¹ , Hidehiro Fujiwara ¹ , Yasumasa Tsukamoto ¹ , Yuichiro Ishii ¹ , Tetsuya Matsumura ¹ , Yoshio Matsuda ² ¹ Renesas Electronics Corporation, ² Kanazawa University	
CPDI: Cross-Power-Domain Interface Circuit Design in Monolithic 3D Technology	442
Jing Xie ¹ , Yang Du ² , Yuan Xie ^{1,3} ¹ The Pennsylvania State University, ² Qualcomm, Inc., ³ AMD Research	
Impact of Process Parameter and Supply Voltage Fluctuations on Multi-Threshold-Voltage Seven-Transistor Static Memory Cells	448
Hong Zhu and Volkan Kursun Hong Kong University of Science and Technology	

SESSION 4B: Silicon Diagnosis and Test

Chair: Sreejit Chakravarty, LSI Logic

Co-Chair: Srivatsa Vasudevan, Synopsys

Input-Aware Statistical Timing Analysis-Based Delay Test Pattern Generation	454
Bao Liu and Lu Wang..... University of Texas at San Antonio	
Effect-Cause Intra-Cell Diagnosis at Transistor Level	460
Zhenzhou Sun ^{1,2} , Alberto Bosio ¹ , Luigi Dilillo ¹ , Patrick Girard ¹ , Aida Todri ¹ , Arnaud Virazel ¹ , Etienne Auvray ² ¹ LIRMM, ² STMicroelectronics	
Framework for Analog Test Coverage	468
Debesh Bhatta ¹ , Ishita Mukhopadhyay ² , Suriyaprakash Natarajan ³ , Prashant Goteti ³ , Bin Xue ³ ¹ Georgia Institute of Technology, ² Cornell University, ³ Intel Corporation	
Fast FPGA-Based Fault Injection Tool for Embedded Processors	476
Mohammad Shokrolah Shirazi, Brendan Morris, Henry Selvaraj..... University of Nevada, Las Vegas	
Diagnosis of Small Delay Defects Arising Due to Manufacturing Imperfections using Path Delay Measurements	481
Ahish Mysore Somashekar and Spyros Tragoudas Southern Illinois University, Carbondale	

SESSION 4C: New Ideas in CAD

Chair: James Lei, Altera

Co-Chair: Debasish Das, Synopsys

Tabu Search Based Cells Placement in Nanofabric Architectures with Restricted Connectivity	487
Sadiq M. Sait and Abdalrahman M. Arafeh King Fahd University of Petroleum & Minerals	
Relocatable and Resizable SRAM Synthesis for Via Configurable Structured ASIC	494
Hsin-Hung Liu, Rung-Bin Lin, I-Lun Tseng..... Yuan Ze University	
Cost-Efficient Scheduling in High-Level Synthesis for Soft-Error Vulnerability Mitigation	502
Yuko Hara-Azumi ¹ and Hiroyuki Tomiyama ² ¹ Nara Institute of Science and Technology, ² Ritsumeikan University	
Analysis of Very Large Resistive Networks Using Low Distortion Embedding	508
Sandeep Koranne Mentor Graphics Corporation	
Efficient Translation Validation of High-Level Synthesis	516
Tun Li, Yang Guo, Wanwei Liu, Chiyuan Ma..... NUDT	

SESSION 5A: System Design Methodologies and Automation

Chair: Makram Mansour, Texas Instruments

Co-Chair: Sudeep Pasricha, Colorado State University

Performance and Cache Access Time of SRAM-eDRAM Hybrid Caches Considering Wire Delay	524
Young-Ho Gong, Hyung Beom Jang, Sung Woo Chung..... Korea University	
Increasing the Security Level of Analog IPs by Using a Dedicated Vulnerability Analysis Methodology	531
Noemie Beringuier-Boher ^{1,2} , David Hely ¹ , Vincent Beroulle ¹ , Joel Damiens ² , Philippe Candelier ² ¹ Grenoble-INP LCIS, ³ STMicroelectronics	
High-speed DFG-level SEU Vulnerability Analysis for Applying Selective TMR to Resource-Constrained CGRA	538
Takashi Imagawa, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato..... Kyoto University	
Geostatistics Inspired Fast Layout Optimization of Nanoscale CMOS Phase Locked Loop	546
Oghenekarho Okobiah, Saraju Mohanty, Elias Kougianos..... University of North Texas, Denton	
Performance Validation Through Implicit Removal of Infeasible Paths of the Behavioral Description	552
Dheepakumaran Jayaraman ¹ and Spyros Tragoudas ² ¹ Nvidia Corporation, ² Southern Illinois University, Carbondale	
Early System Level Modeling of Real-time Applications on Embedded Platforms	558
Richard Lee ¹ , Karim Abdel-Khalek ¹ , Frederic Risacher ² , Samar Abdi ¹ ¹ Concordia University, ² Research In Motion	

SESSION 5B: Manufacturing and Modeling Issues of Nanoscale CMOS

Chair: Mustafa Yelten, Intel

Co-Chair: Rajan Beera, Texas Instruments

SUALD: Spacing Uniformity-Aware Layout Decomposition in Triple Patterning Lithography	566
Zihao Chen ^{1,2} , Hailong Yao ¹ , Yici Cai ¹ ¹ Tsinghua University, ² Peking University	
Stochastic Behavioral Modeling of Analog/Mixed-Signal Circuits by Maximizing Entropy	572
Rahul Krishnan, Wei Wu, Fang Gong, Lei He University of California, Los Angeles	
Analysis, Modeling and Silicon Correlation of Low-voltage Flop Data Retention in 28nm Process Technology	580
Animesh Datta, Mohamed Abu-Rahma, Sachin Dasnurkar, Hadi Rasouli, Sean Tamjidi, Ming Cai, Samit Sengupta, PR Chidambaram, Raghavan Thirumala, Nikhil Kulkarni, Prasanna Seeram, Prasad Bhadri, Prayag Patel, Sei Seung Yoon, Esin Terzioglu..... Qualcomm	
A Comparator Energy Model Considering Shallow Trench Isolation Stress by Geometric Programming	585
Gong Chen ¹ , Yu Zhang ¹ , Bo Yang ² , Qing Dong ¹ , Shigetoshi Nakatake ¹ ¹ The University of Kitakyushu, ² Design Algorithm Laboratory, Inc.	
Wire Delay Variability in Nanoscale Technology and Its Impact on Physical Design	591
Sani Nassif, Gi-Joon Nam, Shayak Banerjee IBM Research	
Multi-trap RTN Parameter Extraction based on Bayesian Inference	597
Hiromitsu Awano, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato..... Kyoto University	

SESSION 5C: Multi-core and Multi-processor Systems

Chair: Bin Wu, AMD

Co-Chair: Amir Ajami, Synopsys

VERVE: A Framework for Variation-Aware Energy Efficient Synthesis of NoC-based MPSoCs with Voltage islands	603
Nishit Kapadia and Sudeep Pasricha Colorado State University	
A Virtualization Approach for MIPS-based MPSoCs	611
Alexandra Aguiar, Carlos Moratelli, Marcos Sartori, Fabiano Hessel PUCRS	
Thermal-Aware Semi-Dynamic Power Management for Multicore Systems with Energy Harvesting	619
Yi Xiang and Sudeep Pasricha Colorado State University	
On the Interactions Between Real-Time Scheduling and Inter-thread Cache Interferences for Multicore Processors	627
Yiqiang Ding and Wei Zhang Virginia Commonwealth University	
Resource Allocation and Consolidation in a Multi-Core Server Cluster Using a Markov Decision Process Model	635
Yanzhi Wang, Shuang Chen, Hadi Goudarzi, Massoud Pedram University of Southern California	
Reliability-Aware and Energy-Efficient Synthesis of NoC based MPSoCs	643
Yong Zou and Sudeep Pasricha Colorado State University	

SESSION 6A: Issues and Challenges in Characterization and Power Integrity for Nanometer Technologies

Chair: Sridhar Krishnamoorthy, AMD

Co-Chair: Vamsi Srikantam, Applied Micro

CMOS Inverter Delay Model Based on DC Transfer Curve for Slow Input	651
Felipe Marranghello, André Reis, Renato Ribas UFRGS	
RF Passive Device Modeling and Characterization in 65nm CMOS Technology	658
Errikos Lourandakis, Stefanos Stefanou, Konstantinos Nikellis, Sotiris Bantas Helic Inc.	

An Efficient Method for ECSM Characterization of CMOS Inverter in Nanometer Range Technologies	665
Baljit Kaur ¹ , Sandeep Miryala ² , Sanjeev Kumar Manhas ¹ , Anand Bulusu ¹ ¹ Indian Institute of Technology, Roorkee, ² Politecnico di Torino	
Power Integrity Analysis and Discrete Optimization of Decoupling Capacitors on High Speed Power Planes by Particle Swarm Optimization	670
Jai Narayan Tripathi ¹ , Raj Kumar Nagpal ² , Nitin Kumar Chhabra ² , Rakesh Malik ² , Jayanta Mukherjee ¹ , Prakash R. Apte ¹ ¹ IIT Bombay, ² STMicroelectronics Pvt. Ltd.	
A Method to Determine the Sensitization Probability of a Non-Robustly Testable Path	676
Dheepakumaran Jayaraman and Spyros Tragoudas Southern Illinois University Carbondale	

SESSION 6B: Low Power Circuits

Chair: Dinesh Somasekhar, Intel

Co-Chair: Amin Khajeh Djahromi, Intel

A Power-Efficient On-Chip Linear Regulator Assisted by Switched Capacitors for Fast Transient Regulation	682
Suming Lai and Peng Li Texas A&M University	
A Versatile Rail to Rail Current Mode Instrumentation Amplifier with an Embedded Band-pass Filter for Bio-potential Signal Conditioning	689
Anvesha Amaravati and Maryam Shojaei Baghini IIT-Bombay	
A 0.2nJ/sample 0.01mm² Ring Oscillator Based Temperature Sensor for On-Chip Thermal Management	696
Nicolo Testi and Yang Xu Illinois Institute of Technology	
Analysis and Comparison of XOR Cell Structures for Low Voltage Circuit Design	703
Shinichi Nishizawa, Tohru Ishihara, Hidetoshi Onodera Kyoto University	
A CMOS High Dimming Ratio Power-LED Driver with a Preloading Inductor Current Method	709
Kwang Yoon and Keon Lee Inha University	

SESSION 6C: Reliable System Design

Chair: Mustafa Yelten, Intel

Co-Chair: Srivinas Bodapati, Intel

Minimizing Simultaneous Switching Noise at Reduced Power with Constant-Voltage Power Transmission Lines for High-Speed Signaling	714
Satyanarayana Telikepalli, Madhavan Swaminathan, David Keezer Georgia Institute of Technology	
Reliable Express-Virtual-Channel-based Network-on-Chip under the Impact of Technology Scaling	719
Xin Fu ¹ , Tao Li ² , Jose Fortes ² ¹ University of Kansas, ² University of Florida	
Clustering Techniques and Statistical Fault Injection for Selective Mitigation of SEUs in Flip-Flops	727
Adrian Evans ¹ , Michael Nicolaidis ² , Shi-Jie Wen ³ , Thiago Assis ⁴ ¹ iRoC Technologies, ² Institut National Polytechnique de Grenoble, ³ Cisco Systems, ⁴ Vanderbilt University	
Easy-to-Build Arbiter Physical Unclonable Function with Enhanced Challenge/Response Set	733
Dinesh Ganta and Leyla Nazhandali Virginia Tech	