

# **2013 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT 2013)**

**Hsinchu, Taiwan  
22-24 April 2013**



**IEEE Catalog Number: CFP13847-POD  
ISBN: 978-1-4673-4435-7**

# TABLE OF CONTENTS

<b>M2M: CHALLENGES AND OPPORTUNITIES</b> .....	1
<i>Vida Ilderem</i>	
<b>INNOVATIONS IN HEALTHCARE AND SEMICONDUCTOR PROGRESS</b> .....	2
<i>Diego Olego</i>	
<b>THE QUEST FOR A NEW DIMENSION OF SYSTEM INTEGRATION</b> .....	3
<i>Hsien-Hsin Sean Lee</i>	
<b>CREATING OPTIONS FOR 3D-SIC TESTING</b> .....	4
<i>Erik Jan Marinissen</i>	
<b>AREA-EFFICIENT POWER-RAIL ESD CLAMP CIRCUIT WITH SCR DEVICE EMBEDDED INTO ESD-TRANSIENT DETECTION CIRCUIT IN A 65NM CMOS PROCESS</b> .....	11
<i>Chih-Ting Yeh, Ming-Dou Ker</i>	
<b>SENSORLESS DEAD-TIME EXPLORATION FOR DIGITALLY CONTROLLED SWITCHING CONVERTERS</b> .....	15
<i>Bo-Ting Yeh, Chun-Hung Yang, Kai-Cheung Juang, Chien-Hung Tsai</i>	
<b>ANALYSIS AND SOLUTION TO OVERCOME EOS FAILURE INDUCED BY LATCHUP TEST IN A HIGH-VOLTAGE INTEGRATED CIRCUITS</b> .....	19
<i>Hui-Wen Tsai, Ming-Dou Ker, Yi-Sheng Liu, Ming-Nan Chuang</i>	
<b>A HIGH EFFICIENCY DC/DC BOOST REGULATOR WITH ADAPTIVE OFF/ON-TIME CONTROL</b> .....	23
<i>Chen-Yu Wang, Jih-Sian Guo, Chi-Yuan Huang, Chien-Hung Tsai</i>	
<b>THERMAL COUPLING AWARE TASK MIGRATION USING NEIGHBORING CORE SEARCH FOR MANY-CORE SYSTEMS</b> .....	27
<i>Hitoshi Mizunuma, Yi-Chang Lu, Chia-Lin Yang</i>	
<b>A FAST AND ACCURATE INSTRUCTION-ORIENTED PROCESSOR SIMULATION APPROACH</b> .....	31
<i>Pei-Chia Patty Lin, Evason Du, Ren-Song Tsay</i>	
<b>A CYCLE COUNT ACCURATE TLM BUS MODELING APPROACH</b> .....	35
<i>Mao-Lin Li, Chen-Kang Lo, Li-Chun Chen, Jen-Chieh Yeh, Ren-Song Tsay</i>	
<b>AN ENERGY-EFFICIENT HIGH-LEVEL SYNTHESIS ALGORITHM INCORPORATING INTERCONNECTION DELAYS AND DYNAMIC MULTIPLE SUPPLY VOLTAGES</b> .....	39
<i>Shin-Ya Abe, Youhua Shi, Kimiyoshi Usami, Masao Yanagisawa, Nozomu Togawa</i>	
<b>TO 4G MOBILE COMMUNICATION AND BEYOND</b> .....	43
<i>Jiann-Ching Guey</i>	
<b>MULTIMODE MULTIBAND POWER AMPLIFIER OPTIMIZATION FOR MOBILE APPLICATIONS</b> .....	45
<i>James P. Young, Nick Cheng</i>	
<b>FDSOI: A DIFFERENTIATOR FOR APPLICATION PROCESSORS IN CONSUMER AND MOBILE MARKETS</b> .....	48
<i>Laurent Le-Pailleur</i>	
<b>ULTRACMOS<sup>®</sup> TECHNOLOGY FOR HIGH-PERFORMANCE SWITCH PATHS AND TUNABLE COMPONENTS</b> .....	49
<i>Rodd Novak</i>	
<b>RF AND SIGNAL PROCESSING TECHNOLOGIES FOR 4G MOBILE NETWORKS</b> .....	50
<i>Shingo Yamanouchi, Kazuaki Kunihiro, Shinich Hori, Masao Ikekawa</i>	
<b>TERAHERTZ ELECTRONICS: OPPORTUNITIES, CHALLENGES AND TECHNOLOGIES</b> .....	52
<i>Thomas Lee</i>	
<b>A CASE STUDY: 3-D STACKED MEMORY SYSTEM ARCHITECTURE EXPLORATION BY ESL VIRTUAL PLATFORM</b> .....	53
<i>Hsien-Ching Hsieh, Shr-Je Lin, Chun-Nan Liu, Jen-Chieh Yeh, Shing-Wu Tung, Ding-Ming Kwai</i>	
<b>POWER DELIVERY NETWORK DESIGN FOR WIRING AND TSV RESOURCE MINIMIZATION IN TSV-BASED 3-D ICS</b> .....	57
<i>Shu-Han Wei, Yu-Min Lee, Chia-Tung Ho, Chih-Ting Sun, Liang-Chia Cheng</i>	
<b>GRAPH-BASED OPTIMAL REACTANT MINIMIZATION FOR SAMPLE PREPARATION ON DIGITAL MICROFLUIDIC BIOCHIPS</b> .....	61
<i>Ting-Wei Chiang, Chia-Hung Liu, Juinn-Dar Huang</i>	
<b>AUTOMATIC ADAPTIVE MULTI-POINT MOMENT MATCHING FOR DESCRIPTOR SYSTEM MODEL ORDER REDUCTION</b> .....	65
<i>Wenhui Zhao, Grantham K. H. Pang, Ngai Wong</i>	

<b>TIMING-AWARE CLOCK GATING OF PULSED-LATCH CIRCUITS FOR LOW POWER DESIGN</b> .....	69
<i>Zong-Han Yang, Tsung-Yi Ho</i>	
<b>A LAYOUT-AWARE AUTOMATIC SIZING APPROACH FOR RETARGETING ANALOG INTEGRATED CIRCUITS</b> .....	73
<i>Yen-Lung Chen, Yi-Ching Ding, Yu-Ching Liao, Hsin-Ju Chang, Chien Nan, Jimmy Liu</i>	
<b>A VERSATILE DATA CACHE FOR TRACE BUFFER SUPPORT</b> .....	77
<i>Chun-Hung Lai, Yun-Chung Yang, Ing-Jer Huang</i>	
<b>A DISTRIBUTED THREAD SCHEDULER FOR DYNAMIC MULTITHREADING ON THROUGHPUT PROCESSORS</b> .....	81
<i>Ta-Kan Yen, Hsien-Kai Kuo, Bo-Cheng Charles, Charles Lai</i>	
<b>A CONFIGURABLE BUS-TRACER FOR ERROR REPRODUCTION IN POST-SILICON VALIDATION</b> .....	85
<i>Shing-Yu Chen, Ming-Yi Hsiao, Wen-Ben Jone, Tien-Fu Chen</i>	
<b>AN EFFICIENT DEADLOCK-FREE MULTICAST ROUTING ALGORITHM FOR MESH-BASED NETWORKS-ON-CHIP</b> .....	89
<i>Kuen-Jong Lee, Chin-Yao Chang, Hung-Yang Yang</i>	
<b>A LOW-POWER HIGH-RADIX SWITCH FABRIC BASED ON LOW-SWING SIGNALING AND PARTIALLY-ACTIVATED INPUT LINES</b> .....	93
<i>Dogyoon Song, Jaeha Kim</i>	
<b>DESIGN OF THERMAL MANAGEMENT UNIT WITH VERTICAL THROTTLING SCHEME FOR PROACTIVE THERMAL-AWARE 3D NOC SYSTEMS</b> .....	97
<i>Kun-Chih Chen, Shu-Yen Lin, An-Yeu Wu</i>	
<b>WHAT HAPPENS WHEN CIRCUITS GROW OLD: AGING ISSUES IN CMOS DESIGN</b> .....	101
<i>Sachin S. Sapatnekar</i>	
<b>IMPROVING AND OPTIMIZING RELIABILITY IN FUTURE TECHNOLOGIES WITH HIGH-<math>\kappa</math> DIELECTRICS</b> .....	103
<i>Barry P. Linder, E. Cartier, S. Krishnan, E. Wu</i>	
<b>MICROSCOPIC DEGRADATION MODELS FOR ADVANCED TECHNOLOGY</b> .....	107
<i>Gennadi Bersuker</i>	
<b>CMOS RELIABILITY: FROM DISCRETE DEVICE DEGRADATION TO CIRCUIT AGING</b> .....	108
<i>Tanya Nigam</i>	
<b>A SUB-GHZ MOSTLY DIGITAL IMPULSE RADIO UWB TRANSCEIVER FOR WIRELESS BODY SENSOR NETWORKS</b> .....	109
<i>Lei Wang, Chun Huat Heng, Yong Lian</i>	
<b>ULTRASONIC TELEMETRY AND NEURAL STIMULATOR WITH FSK-PWM SIGNALING</b> .....	113
<i>Ye-Sing Luo, Jiun-Ru Wang, Wei-Jen Huang, Je-Yu Tsai, I-Chin Wu, Yi-Fang Liao, Wan-Ting Tseng, Chen-Tung Yen</i>	
<b>EFFICIENT TECHNIQUES FOR CANCELING TRANSCEIVER NOISE</b> .....	117
<i>Eric Chang, Frankie Liu, Philip Amberg, Jon Lexau, Ron Ho</i>	
<b>A 1V 14KFPS SMART CMOS IMAGER WITH TRACKING AND EDGE-DETECTION MODES FOR BIOMEDICAL MONITORING</b> .....	121
<i>Chin Yin, Chih-Cheng Hsieh</i>	
<b>A 6.4 GB/S SOURCE SYNCHRONOUS RECEIVER CORE WITH VARIABLE OFFSET EQUALIZER IN 65NM CMOS</b> .....	125
<i>Kunzhi Yu, Xuqiang Zheng, Ke Huang, Ma Xuan, Ziqiang Wang, Chun Zhang, Zhihua Wang</i>	
<b>A 4.0/7.5-GHZ DUAL-BAND LC VCO IN 0.18-<math>\mu</math>m SIGE BICMOS TECHNOLOGY</b> .....	129
<i>Sanjeev Jain, Sheng-Lyang Jang, Miin-Horng Juang</i>	
<b>A 5.2-11.8MHZ OCTA-PHASE RELAXATION OSCILLATOR FOR 8-PSK FM-UWB TRANSCEIVER SYSTEMS</b> .....	133
<i>Hang Lv, Bo Zhou, Dang Liu, Woogeun Rhee, Yongming Li, Zhihua Wang</i>	
<b>A 0.3 V LOW-POWER TEMPERATURE-INSENSITIVE RING OSCILLATOR IN 90 NM CMOS PROCESS</b> .....	137
<i>Yingchieh Ho, Katherine Shu-Min Li, Sying-Jyan Wang</i>	
<b>A LOW-POWER DUAL-MODE CONTINUOUS-TIME DELTA-SIGMA MODULATOR WITH A FOLDED QUANTIZER</b> .....	141
<i>Chen-Chien Lin, Chan-Hsiang Weng, Tsung-Hsien Lin</i>	
<b>A 3-GS/S 5-BIT FLASH ADC WITH WIDEBAND INPUT BUFFER AMPLIFIER</b> .....	145
<i>Junya Matsuno, Masahiro Hosoya, Masanori Furuta, Tetsuro Itakura</i>	
<b>TIME-DOMAIN ANALOG-TO-DIGITAL CONVERTERS WITH DOMINO DELAY LINES</b> .....	149
<i>Chang-Ming Lai, Yi-Chung Chen, Po-Chiun Huang</i>	
<b>A SUCCESSIVE APPROXIMATION ADC WITH RESISTOR-CAPACITOR HYBRID STRUCTURE</b> .....	153
<i>Ting-Zi Chen, Soon-Jyh Chang, Guan-Ying Huang</i>	

<b>DESIGN OF A PROGRAMMABLE VERTEX PROCESSOR IN OPENGL ES 2.0 MOBILE GRAPHICS PROCESSING UNITS</b> .....	157
<i>Shen-Fu Hsiao, Po-Han Wu, Chia-Sheng Wen, Li-Yao Chen</i>	
<b>A NOVEL PROCESSOR DESIGN FLOW USING PROCESSOR DESCRIPTION LANGUAGE APPLIED TO A VECTOR COPROCESSOR</b> .....	161
<i>Makiko Ito, Mitsuru Tomono, Yi Ge, Yoshimasa Takebe, Masahiko Toichi, Makoto Mouri, Yoshio Hirose</i>	
<b>A REAL-TIME PARALLEL SCALABLE VIDEO ENCODER FOR MULTIMEDIA STREAMING SYSTEMS</b> .....	165
<i>Guo-An Jian, Jui-Sheng Lee, Kheng-Joo Tan, Peng-Sheng Chen, Jiun-In Guo</i>	
<b>AN INFORMATION HUB FOR IMPLANTABLE WIRELESS BRAIN MACHINE INTERFACE</b> .....	169
<i>Chun-Yi Yeh, Hung-Chih Chiu, Hsi-Pin Ma</i>	
<b>A VIEW SCALABLE MULTI-VIEW VIDEO DECODER SYSTEM</b> .....	173
<i>Jui-Sheng Lee, Yuan-Hsiang Miao, Cheng-An Chien, Hsiu-Cheng Chang, Jiun-In Guo</i>	
<b>REAL-TIME SALIENT OBJECT DETECTION ENGINE FOR HIGH DEFINITION VIDEOS</b> .....	177
<i>Yu-Jie Fu, Guan-Lin Wu, Shao-Yi Chien</i>	
<b>MIMO FINGERPRINTING-BASED PARTICLE FILTER FOR MOBILE POSITIONING SYSTEMS</b> .....	181
<i>Mu-Hsuan Chuang, Yi-Hao Lo, Bo-Yi Wu, Yuan-Hao Huang</i>	
<b>AN ONLINE RECURSIVE ICA BASED REAL-TIME MULTI-CHANNEL EEG SYSTEM ON CHIP DESIGN WITH AUTOMATIC EYE BLINK ARTIFACT REJECTION</b> .....	185
<i>Jui-Chieh Liao, Wei-Yeh Shih, Kuan-Ju Huang, Wai-Chi Fang</i>	
<b>NOVEL TEST ANALYSIS TO IMPROVE STRUCTURAL COVERAGE – A COMMERCIAL EXPERIMENT</b> .....	189
<i>Wen Chen, Li-C. Wang, Jayanta Bhadra, Magdy S. Abadir</i>	
<b>IMPROVE SPEED PATH IDENTIFICATION WITH SUSPECT PATH EXPRESSIONS</b> .....	193
<i>Jiun-Lang Huang, Kun-Han Tsai, Yu-Ping Liu, Ruifeng Guo, Manish Sharma, Wu-Tung Cheng</i>	
<b>AN FPGA-BASED TEST PLATFORM FOR ANALYZING DATA RETENTION TIME DISTRIBUTION OF DRAMS</b> .....	197
<i>Chih-Sheng Hou, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, Yung-Fa Chou, Cheng-Wen Wu</i>	
<b>AGING-AWARE STATISTICAL SOFT-ERROR-RATE ANALYSIS FOR NANO-SCALED CMOS DESIGNS</b> .....	201
<i>Cosette Y. H. Lin, Ryan H.-M. Huang, Charles H.-P. Wen, Austin C.-C. Chang</i>	
<b>IN AND OUT OF THE CLOUD</b> .....	205
<i>Ted Chang</i>	
<b>SILICON-PACKAGE-BOARD CO-DESIGN FOR THE EYE DIAGRAM PREDICTION OF A 3GBPS HDMI TRANSMITTER</b> .....	206
<i>Chung-Ming Huang, Wei-Da Guo, Chia-Re Shen, Chih-Chung Tsai</i>	
<b>A BACKGROUND CALIBRATION TECHNIQUE FOR FULLY DYNAMIC FLASH ADCS</b> .....	209
<i>Yun-Shiang Shu, Jui-Yuan Tsai, Ping Chen, Tien-Yu Lo, Pao-Cheng Chiu</i>	
<b>A 180 MHZ DIRECT ACCESS READ 4.6MB EMBEDDED FLASH IN 90NM TECHNOLOGY OPERATING UNDER WIDE RANGE POWER SUPPLY FROM 2.1V TO 3.6V</b> .....	213
<i>Hung-Chang Yu, Ku-Feng Lin, Kai-Chun Lin, Yu-Der Chih, Sreedhar Natarajan</i>	
<b>MVSE: A MULTI-CORE VIDEO DECODER SYSTEM LEVEL ANALYTICS ENGINE</b> .....	217
<i>Ding-Yun Chen, Chi-Cheng Ju, Chen-Tsai Ho, Chung-Hung Tsai</i>	
<b>DESIGN CHALLENGES FOR ANALOG &amp; MIXED SIGNAL DESIGNS</b> .....	221
<i>Jeong-Tyng Li</i>	
<b>CASE STUDY OF YIELD LEARNING THROUGH IN-HOUSE FLOW OF VOLUME DIAGNOSIS</b> .....	223
<i>Pei-Ying Hsueh, Shuo-Fen Kuo, Chao-Wen Tzeng, Jih-Nung Lee, Chi-Feng Wu</i>	
<b>ARM NEXT GENERATION 64BIT PROCESSORS FOR POWER EFFICIENT COMPUTE</b> .....	227
<i>John Goodacre</i>	
<b>MULTI-PROCESSOR DEBUG IN SOC AND PROCESSOR DESIGNS</b> .....	228
<i>Bill Penner</i>	
<b>CROSS-LAYER DYNAMIC PREFETCHING ALLOCATION STRATEGIES FOR HIGH-PERFORMANCE MULTICORES</b> .....	229
<i>Yin-Chi Peng, Chien-Chih Chen, Chia-Jung Chang, Tien-Fu Chen, Pen-Chung Yew</i>	
<b>WORST-CASE IR-DROP MONITORING WITH 1GHZ SAMPLING RATE</b> .....	233
<i>Chen-Hsiang Hsu, Shi-Yu Huang, Ding-Ming Kwai, Yung-Fa Chou</i>	
<b>ULTRA-LOW-LEAKAGE POWER-RAIL ESD CLAMP CIRCUIT IN A 65-NM CMOS TECHNOLOGY</b> .....	237
<i>Federico A. Altolaguirre, Ming-Dou Ker</i>	
<b>THE IMPLEMENTATION OF DES CIRCUIT ON VIA-PROGRAMMABLE STRUCTURED ASIC ARCHITECTURE VPEX3</b> .....	241
<i>Ryohei Hori, Taisuke Ueoka, Taku Otani, Masaya Yoshikawa, Takeshi Fujino</i>	

<b>A 0.5V/1.0V FAST LOCK-IN ADPLL FOR DVFS BATTERY-POWERED DEVICES</b> .....	245
<i>Ching-Che Chung, Duo Sheng, Wei-Siang Su</i>	
<b>A LOW-POWER DELAY-RECYCLED ALL-DIGITAL DUTY-CYCLE CORRECTOR WITH UNBALANCED PROCESS VARIATIONS TOLERANCE</b> .....	249
<i>Ching-Che Chung, Chang-Jun Li</i>	
<b>A FAST-LOCKING WIDE-RANGE ALL-DIGITAL DELAY-LOCKED LOOP WITH A STARTING SAR-BIT PREDICTION MECHANISM</b> .....	253
<i>Chia-Yu Yao, Yung-Hsiang Ho</i>	
<b>A NOVEL ON-CHIP CURRENT-SENSING STRUCTURE FOR CURRENT-MODE DC-DC CONVERTER</b> .....	257
<i>Hongyi Wang, Xi Hu, Quanfeng Liu, Gangdong Zhao, Dongzhe Luo</i>	
<b>A LOW- POWER DESIGN METHODOLOGY FOR SIGMA-DELTA MODULATORS WITH RELAXATION OF REQUIRED CIRCUIT SPECIFICATIONS</b> .....	261
<i>Jia-Hua Hong, Ming-Chun Liang, Jing-Yi Wong, Shuenn-Yuh Lee</i>	
<b>A WIDEBAND PROGRAMMABLE-GAIN AMPLIFIER FOR 60GHZ APPLICATIONS IN 65NM CMOS</b> .....	265
<i>Yi-Keng Hsieh, Hsieh-Hung Hsieh, Liang-Hung Lu</i>	
<b>ANALYSIS OF THE LEAKAGE EFFECT IN A PIPELINED ADC WITH NANOSCALE CMOS TECHNOLOGIES</b> .....	269
<i>Chin-Yu Lin, Yen-Chuan Huang, Tai-Cheng Lee</i>	
<b>JITTER ERROR CANCELLATION TECHNIQUE IN DIGITAL DOMAIN FOR ADC</b> .....	273
<i>Chin-Yu Lin, Tai-Cheng Lee</i>	
<b>CURRENT-MIRROR MILLER COMPENSATION: AN IMPROVED FREQUENCY COMPENSATION TECHNIQUES FOR TWO-STATE AMPLIFIERS</b> .....	277
<i>Min Tan, Wing-Hung Ki</i>	
<b>A 55-NM, 0.86-VOLT OPERATION, 75MHZ HIGH SPEED, 96UA/MHZ LOW POWER, WIDE VOLTAGE SUPPLY RANGE 2M-BIT SPLIT-GATE EMBEDDED FLASH</b> .....	281
<i>Caleb Y-S Cho, J. C. Wang, Lion Huang, Milo Weng, Y. F. Lin</i>	
<b>A PROCESS-SCALABLE RF TRANSMITTER USING 90 NM AND 65 NM SI CMOS</b> .....	285
<i>Atsushi Shirane, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu</i>	
<b>POWER AND AREA REDUCTION IN MULTI-STAGE ADDITION USING OPERAND SEGMENTATION</b> .....	289
<i>Ching-Da Chan, Wei-Chang Liu, Chia-Hsiang Yang, Shyh-Jye Jou</i>	
<b>REDUCING COMPUTATION REDUNDANCY FOR HIGH-EFFICIENCY VIEW SYNTHESIS</b> .....	293
<i>Kuan-Hung Chen</i>	
<b>A PRACTICAL NOC DESIGN FOR PARALLEL DES COMPUTATION</b> .....	297
<i>R. Yuan, S.-J. Ruan, J. Gotze</i>	
<b>ENERGY-EFFICIENT ARCHITECTURE FOR WORD-BASED MONTGOMERY MODULAR MULTIPLICATION ALGORITHM</b> .....	301
<i>Jheng-Hao Ye, Tsung-Wei Hung, Ming-Der Shieh</i>	
<b>A LOW-ERROR AND ROM-FREE LOGARITHMIC ARITHMETIC UNIT FOR EMBEDDED 3D GRAPHICS APPLICATIONS</b> .....	305
<i>Tsung-Ching Lin, Shin-Kai Chen, Chih-Wei Liu</i>	
<b>HYBRID PATH-DIVERSITY-AWARE ADAPTIVE ROUTING WITH LATENCY PREDICTION MODEL IN NETWORK-ON-CHIP SYSTEMS</b> .....	309
<i>Po-An Tsai, Yu-Hsin Kuo, En-Jui Chang, Hsien-Kai Hsin, An-Yeu Wu</i>	
<b>ENABLING INTER-DIE CO-OPTIMIZATION IN 3-D IC WITH TSVS</b> .....	313
<i>Chang-Tzu Lin, Tsu-Wei Tseng, Yung-Fa Chou, Chia-Hsin Lee, Ding-Ming Kwai</i>	
<b>ON THE FUTILITY OF THERMAL THROUGH-SILICON-VIAS</b> .....	317
<i>Chung-Han Chou, Nien-Yu Tsai, Hao Yu, Yiyu Shi, Jui-Hung Chien, Shih-Chieh Chang</i>	
<b>ELECTROMIGRATION- AND OBSTACLE-AVOIDING ROUTING TREE CONSTRUCTION</b> .....	323
<i>Yun-Chih Tsai, Tai-Hung Li, Tai-Chen Chen, Chung-Wei Yeh</i>	
<b>LOW-COST TESTING OF TSVS IN 3D STACKS WITH PRE-BOND TESTABLE DIES</b> .....	327
<i>Sying-Jyan Wang, Yu-Siao Chen, Katherine Shu-Min Li</i>	
<b>EFFICIENT TEST AND REPAIR ARCHITECTURES FOR 3D TSV-BASED RANDOM ACCESS MEMORIES</b> .....	331
<i>Shyue-Kung Lu, Uang-Chang Lu, Seng-Wen Pong, Hao-Cheng Cheng</i>	
<b>Author Index</b>	