

2013 International Symposium on VLSI Technology, Systems and Application

(VLSI-TSA 2013)

**Hsinchu, Taiwan
22 – 24 April 2013**



**IEEE Catalog Number: CFP13846-PRT
ISBN: 978-1-4673-3081-7**

TABLE OF CONTENTS

M2M: Challenges and Opportunities	1
<i>V. Ilderem</i>	
Innovations in Healthcare and Semiconductor Progress	2
<i>D. Olego</i>	
To 4G Mobile Communication and Beyond	3
<i>J. Guey</i>	
Multimode Multiband Power Amplifier Optimization for Mobile Applications	5
<i>Y. Young, N. Cheng</i>	
UltraCMOS[®] Technology for High-Performance Switch Paths and Tunable Components	8
<i>R. Novak</i>	
RF And Signal Processing Technologies For 4G Mobile Networks	9
<i>S. Yamanouchi, K. Kumihiro, S. Hori, M. Ikekawa, N. Nishi</i>	
Ultra-low-power Switching and Complementary Resistive Switching RRAM by Single-Stack Metal-Oxide Dielectric	11
<i>C.Y. Tsai, K.C. Huang, Y.W. Ting, Y.W. Liao, C.Y. Chang, J.J. Yang, P.Y. Lai, H.W. Chen, B.T. Tang,</i>	
Sub-10nm 1T-1R Cell Design using HfO_x based ReRAM Cell	13
<i>J. Noh, M. Jo, C. Kang, D. Gilmer, P. Kirsch, R. Jammy, J. Lee, B. Lee</i>	
Microscopic Model for the Kinetics of the Reset Process in HfO₂ RRAM	15
<i>A. Kalantarian, G. Bersuker, B. Butcher, D. Gilmer, S. Privitera, S. Lombardo, R. Geer, Y. Nishi, P. Kirsch, R. Jammy</i>	
Improved Resistive Switching Memory Performance Using Novel W/TaO_x/TiO_xN/TiN Structure	17
<i>A. Prakash, S. Maikap, W. Chen, H. Lee, F. Chen, M. Kao, M. Tsai</i>	
Good Memory Performance and Coexistence of Bipolar and Unipolar Resistive Switching for CMOS Compatible Ti/HfO_x/W Memory	19
<i>K. Tsai, P. Chen, T. Wu, Y. Chen, H. Lee, W. Chen, C. Tsai, P. Gu, S. Rahaman, Y. Lin, F. Chen, M. Tsai, T. Ku</i>	
Rough Surface Improved Formation-Free Low Power Resistive Switching Memory Using IrO_x/GdO_x/W Structure	21
<i>D. Jana, S. Maikap, A. Prakash, H. Lee, W. Chen, F. Chen, M. Kao, M. Tsai</i>	
Scalability Issue in Ti/HfO Bipolar Resistive Memory with 1T-1R Configuration by Resistance Pinning Effect During 1st RESET and Its Solution	23
<i>H. Lee, P. Chen, Y. Chen, C. Tsai, P. Gu, T. Wu, K. Tsai, S. Rahaman, Y. Lin, W. Chen, F. Chen, M. Tsai, T. Ku</i>	
Improvement of Switching Uniformity and Scalability in 1T-1R HfO_x-based Bipolar Resistive Memory with Zr Inserting Layer	25
<i>T. Wu, W. Chen, Y. Chen, P. Chen, H. Lee, K. Tsai, C. Tsai, P. Gu, S. Rahaman, Y. Lin, F. Chen, M. Tsai, T. Ku</i>	
On the Potential of CRS, 1D1R, and 1S1R Crossbar RRAM for Storage-Class Memory	27
<i>C. Lo, M. Chen, J. Huang, T. Hou</i>	
Study Of Ambient Effect In Active SiO_x-Based Resistive Switching Memory	29
<i>Y. Chang, P. Chen, B. Fowler, Y. Chen, F. Xue, Y. Wang, F. Zhou, J. Lee</i>	
28nm High-K Metal Gate RRAM with Fully Compatible CMOS Logic Processes	31
<i>C. Mei, W. Shen, Y. Chih, Y. King, C. Lin</i>	
Multi-level Resistive Switching Characteristics Correlated With Microscopic Filament Geometry in TMO-RRAM	33
<i>B. Chen, J. Kang, P. Huang, Y. Deng, R. Liu, F. Zhang, L. Liu, X. Liu, X. Tran, H. Yu</i>	
Advanced SPICE Modeling for Program Inhibit Operation in NAND Flash Memories	35
<i>H. Chang, C. Liu, C. Lin, Y. Chao, Y. Chang, T. Lu, K. Chen, C. Lu</i>	
Multilevel Ultra-Fast and Disturb-Free Flash Memory with Double Embedded Au and Gd₂O₃ Nanocrystals	37
<i>J. Wang, C. Lin, P. Huang, L. Chang, C. Lai</i>	
Self-Align Nitride Based Logic NVM in 28nm High-k Metal Gate CMOS Technology	39
<i>P. Lin, T. Yang, Y. Sung, C. Lin, Y. King, T. Chang</i>	
Demonstration Of Chip Level Writability, Endurance And Data Retention Of An Entire 8MB STT-MRAM Array	41
<i>Y. Lee, G. Jan, Y. Wang, K. Pi, T. Zhong, R. Tong, V. Lam, J. Teng, K. Huang, R. He, S. Le, T. Tornig, J. Debrosse, T. Maffitt, C. Long, W. Gallagher, P. Wang</i>	
The Understanding of the Bulk Trigate MOSFET's Reliability Through the Manipulation of RTN Traps	43
<i>E. Hsieh, P. Wu, S. Chung, C. Tsai, R. Huang, C. Tsai</i>	

Investigations on the Gate Oxide Dependence of AC RTN Characteristics in Nanoscaled MOSFETs: SiON vs. HfO₂	45
<i>N. Gong, Y. Qiu, R. Wang, J. Zou, C. Liu, R. Huang</i>	
Random Telegraph Signal Noise Arising from Grain Boundary Traps in Nano-scale Poly-Si Nanowire Thin-Film Transistors	47
<i>C. Lee, B. Tsui</i>	
Impacts of Cycle-to-Cycle Variation effects on the Prediction of NBTI Degradation and the Resulted Dynamic Variations in High-κ MOSFETs	49
<i>P. Ren, C. Liu, R. Wang, M. Li, Y. Wang, R. Huang</i>	
The Design Optimization and Variation Study of Segmented-Channel MOSFET using HfO₂ or SiO₂ Trench Isolation	51
<i>H. Nam, C. Shin</i>	
The Series Resistance Component of Hot Carrier Degradation in Ultra-Short Channel Devices	53
<i>J. Campbell, K. Cheung, A. Oates</i>	
Effect of ALD Oxidant and Channel Doping on Positive Bias Stress Characteristics of Surface Channel In_{0.53}Ga_{0.47}As nMOSFETs	55
<i>C. Young, R. Hill, K. Matthews, W. Wang, C. Hinkle, R. Wallace, W. Loh, C. Hobbs, P. Kirsch, R. Jammy</i>	
EUV Degradation of High Performance Ge MOSFETs	57
<i>Y. Chen, H. Chang, I. Wong, C. Lin, H. Sun, H. Ciou, W. Yeh, S. Lo, C. Liu, C. Hu, F. Yang</i>	
Transformation of VLSI Technologies, Systems and Applications The rise of Foundry and its Ecosystem	59
<i>J. Chen</i>	
Device Design Considerations for Next Generation CMOS Technology: Planar FDSOI and FinFET	61
<i>B. Doris, K. Cheng, A. Khakifirooz, Q. Liu, M. Vinet</i>	
Suppressed Variability of Current-Onset Voltage of FinFETs by Improvement of Work Function Uniformity of Metal Gates	63
<i>T. Matsukawa, Y. Liu, K. Endo, W. Mizubayashi, J. Tsukada, Y. Ishikawa, H. Yamauchi, S. O'uchi, H. Ota, S. Migita, Y. Morita, M. Masahara</i>	
(110)-Oriented Germanium-Tin (Ge_{0.97}Sn_{0.03}) P-channel MOSFETs	65
<i>C. Zhan, W. Wang, X. Gong, P. Guo, B. Liu, Y. Yang, G. Han, Y. Yeo</i>	
Schottky Barrier Free NiSi/Si Junction Technology by Yb-implantation for 1xnm CMOS Applications	67
<i>Szu-Hung Chen, Min-Cheng Chen, Hung-Min Chen, Chuan-Feng Shih, Shih-Hsiung Wu, Yi-Ying Ho, Yu-Sheng Lai, Shou-Ji Chen, Kent Liu, Bo-Yuan Chen, Dong-Yen Lai, Chang-Hsien Lin, Chia-Yi Lin, Fu-Kuo Hsueh, Chi-Ming Wu, Cho-Lun Hsu, Wen-Cheng Chiu, Chun-Chi Chen, Andy Liu, Ching-Tai Hsu, Cheng-San Wu, Mei-Yi Lee, Tong-Huan Chou, Jie-Yi Yao, Yi-Ling Shen, Qiong-Zi Hsu, Kun-Lin Lin, Chien-Ting Wu, Mei-Ling Kuo, Chi-Hui Yang, Wen-Fa Wu, ChiaHua Ho, Chenming Hu, and Fu-Liang Yang</i>	
Novel Technique Comprising Silane Treatment and Laser Anneal for Abrupt Ultra-Shallow Junction Formation for InGaAs n-MOSFETs	69
<i>E. Kong, X. Gong, P. Guo, B. Liu, Y. Yeo</i>	
Sub-10nm Junction in InGaAs with Sulfur Mono-layer Doping	71
<i>W. Loh, W. Wang, R. Hill, J. Barnett, J. Yum, P. Lysaght, J. Price, P. Hung, P. Kirsch, R. Jammy</i>	
A Comparative Study of Gate First and Last Si MOSFETs Fabrication Processes Using ALD Beryllium Oxide as an Interface Passivation Layer	73
<i>J. Yum, H. Shin, R. Mushinski, T. Hudnall, J. Oh, W. Loh, C. Bielawski, G. Bersuker, S. Banerjee, W. Wang, P. Kirsch, R. Jammy</i>	
Device Scalability and Electrical Properties of ALD HfZrO₂ with Optimum Plasma Nitridation Technique : A Study of Depth Profiles by Maximum Entropy Finite Element Model and Gate Stack sub-Band Gap Extraction	75
<i>C. Chiang, J. Chang, G. Lin, Y. Chin, W. Chen, C. Yang, C. Wei, M. Chan, C. Yang, J. Wu</i>	
Enabling Thermal IL and ALD HfOx Integration for Sub-20nm Gate Stack	77
<i>S. Hung, S. Mahapatra, T. Sato, M. Bevan, A. Noori, B. McDougal, C. Ni, H. Hong, m C. Lazik, K. Joshi, S. Mukhopadhyay, B. Rajamohanam, S. Datta, P. Liu, D. Chu, L. Date, A. Brand, J. Swenberg, C. Chang, M. Mahajani</i>	
Ultralow EOT and High Mobility Ge pMOSFETs with In-situ H₂O Plasma Grown GeO₂ and HfON Gate Dielectric	79
<i>L. Liu, K. Chang-Liao, C. Fu, T. Chen, J. Cheng, C. Li, C. Lu, T. Wang</i>	
Germanium-Tin (GeSn) N-channel MOSFETs with Low Temperature Silicon Surface Passivation	81
<i>P. Guo, C. Zhan, Y. Yang, X. Gong, B. Liu, R. Cheng, W. Wang, J. Pan, Z. Zhang, E. Tok, G. Han, Y. Yeo</i>	
New Integration Schemes for 2,5D Interposer	83
<i>T. Matthias, M. Wimplinger, G. Pauzenberger, P. Lindner</i>	
Comprehensive Study for RF Interference Limited 3D TSV Optimization	84
<i>S. Lee, C. Kang, P. Kirsch, S. Arkalqud, R. Jammy, B. Lee</i>	

Study of TSV Filling Performance with Wide-range Pattern Densities by Using A Novel Plating Chamber with Surface Paddle Agitation	86
<i>S. Chen, Y. Chang, Y. Hsin, C. Chen, J. Chen, P. Chang, P. Tzeng, S. Liao, S. Chen, C. Wang, T. Hsu, Y. Lin, E. Chen, C. Lin, T. Ku</i>	
Co-sputtered Cu/Ti Bonded Interconnects for 3D Integration Applications.....	88
<i>H. Chen, S. Hsu, K. Chen</i>	
Short Channel Poly-Ge Junction-less p-type FinFETs for BEOL Transistors.....	90
<i>Y. Kamimuta, K. Ikeda, K. Furuse, T. Irisawa, T. Tezuka</i>	
What Happens When Circuits Grow Old: Aging Issues In CMOS Design	92
<i>S. Sapatnekar</i>	
Improving and Optimizing Reliability in Future Technologies with High-k dielectrics.....	94
<i>B. Linder, E. Cartier, S. Krishnan, E. Wu</i>	
Microscopic Degradation Models For Advanced Technology	98
<i>G. Bersuker</i>	
CMOS Reliability: From Discrete Device Degradation to Circuit Aging	99
<i>T. Nigam</i>	
Opportunities and Challenges of 3D NAND Scaling.....	100
<i>A. Goda</i>	
Bit Cost Scalable (BiCS) Technology for Future Ultra High Density Memories.....	102
<i>A. Nitayama, H. Aochi</i>	
SoC Level Considerations of 3D Technology Architecture	104
<i>S. Kengeri, S. Banna, A. Halliyal</i>	
3D Transistors.....	107
<i>J. Colinge</i>	
Low Temperature FDSOI Devices, A Key Enabling Technology For 3D Sequential Integration	109
<i>P. Batude, B. Sklenard, C. Xu, B. Previtali, B. Salvo, M. Vinet</i>	
High-Performance Fully Transparent Ga-doped ZnO TFTs Fabricated by RF Magnetron Sputtering.....	113
<i>S. Zhang, Y. Tian, D. Han, D. Shan, F. Huang, S. Wang, X. Zhang, S. Zhang, Y. Wang</i>	
6-T SRAM Cell Design with Gate-All-Around Silicon Nanowire MOSFETs.....	115
<i>Y. Liao, M. Chiang, N. Damrongplasit, T. Liu, W. Hsu</i>	
Design and Optimization of 6T SRAM using Vertically Stacked Nanowire MOSFETs.....	117
<i>M. Tsai, M. Fan, C. Pao, Y. Chen, V. Hu, P. Su, C. Chuang</i>	
Analysis of Germanium FinFET Logic Circuits and SRAMs with Asymmetric Gate to Source/Drain Underlap Devices	119
<i>V. Hu, M. Fan, P. Su, C. Chuang</i>	
Effect of Fin Height of Tapered FinFETs on the Sub-22-nm System on Chip (SoC) Application using TCAD Simulation	121
<i>C. Sohn, C. Kang, M. Ko, R. Baek, C. Park, S. Kim, E. Jeong, J. Lee, P. Kirsch, R. Jammy, J. Lee, Y. Jeong</i>	
Laser Anneal Assisted Contact Resistivity Reduction With Post-Silicide Implantation For 14nm Node And Beyond.....	123
<i>C. Ni, K. Rao, F. Khaja, S. Sharma, B. Zheng, J. Ramalingam, J. Gelatos, J. Lei, S. Muthukrishnan, R. Hung, C. Chang, N. Variam, A. Brand</i>	
Modeled Specific Contact Resistivity with High Doping Effects: Requirements for 1 nΩ-cm² Contacts.....	125
<i>K. Ahmed</i>	
Source/Drain Series Resistance Induced Feedback Effect on Drain Current Mismatch and Its Implication	127
<i>J. Kuo, M. Fan, W. Lee, P. Su</i>	
A Perspective on Future Nanoelectronic Devices.....	129
<i>T. Ning</i>	
Dark Current and White Blemish in Image Sensors	131
<i>N. Teranishi</i>	
CMOS Image Sensor Design Methodology.....	135
<i>K. Itonaga</i>	
SNR Metric and Crosstalk in Color Image Sensor of Small Size Pixel.....	139
<i>J. Ahn, B. Kim, K. Lee, S. Choi, H. Jeong, H. Kim, G. Hiroshige, C. Choi, D. Lee</i>	
Challenges and Opportunities in Small Pixel Development for Novel CMOS Image Sensors	141
<i>S. Chieh, G. Agranov, H. Tian, C. Baron, H. Lee, R. Madurawe</i>	
CMOS Image Sensor Technology Development for System-level Optimization	143
<i>C. Wang, T. Hsu, S. Ting, H. Cheng, C. Chen, W. Chiang, J. Liu, S. Wu</i>	
Smart CutTM Technology Provides Excellent Layer Uniformity for Fully Depleted CMOS.....	145
<i>N. Daval, W. Schwarzenbach, C. Moulin, O. Bonnin, V. Barec, O. Kononchuk, C. Maddalon, T. Robson, B. Nguyen, C. Mazure, C. Maleville</i>	

Junction Engineering for FDSOI Technology Speed/Power Enhancement	147
<i>O. Weber, N. Planes, V. Barral, D. Barge, E. Richard, B. Dumont, P. Perreau, D. Petit, D. Golanski, C. Fenouillet-Beranger, N. Guillot, S. Lagrasta, P. Gouraud, Y. Campidelli, L. Pinzelli, M. Mellier, F. Arnaud, M. Haond</i>	
Analysis of Threshold Voltage Shifts in Double Gate Tunnel FinFETs: Effects of Improved Electrostatics by Gate Dielectrics and Back Gate Effects	149
<i>W. Mizubayashi, K. Fukuda, T. Mori, K. Endo, Y. Liu, T. Matsukawa, S. O'uchi, Y. Ishikawa, S. Migita, Y. Morita, A. Tanabe, J. Tsukada, H. Yamauchi, M. Masahara, H. Ota</i>	
Random Interface Trap Induced Fluctuation In 22nm High-K/Metal Gate Junctionless And Inversion-Mode FinFETs	151
<i>Y. Wang, K. Wei, X. Liu, G. Du, J. Kang</i>	
Low Power Negative Capacitance FETs for Future Quantum-Well Body Technology	153
<i>C. Yeung, A. Khan, A. Sarker, S. Salahuddin, C. Hu</i>	
Is the Bulk vs. SOI Battle Over?	155
<i>A. Strojwas</i>	