

**2013 IEEE 16th International
Symposium on Design and Diagnostics
of Electronic Circuits & Systems**

(DDECS 2013)

**Karlovy Vary, Czech Republic
8-10 April 2013**



**IEEE Catalog Number: CFP13DDE-POD
ISBN: 978-1-4673-6135-4**

Table of Contents

Keynote Talks

Hardware-Software Co-Visualization: Developing Systems in the Holodeck <i>Drechsler, Rolf; Soeken, Mathias</i>	1
Approximate Computing for Energy-efficient Error-resilient Multimedia Systems <i>Roy, Kaushik</i>	5
Creating Options for 3D-SIC Testing <i>Marinissen, Erik Jan</i>	7

Embedded Tutorials

Interpolation-Based Model Checking for Efficient Incremental Analysis of Software <i>Fedyukovich, Grigory; Hyvärinen, Antti E. J.; Sharygina, Natasha</i>	8
Cross-layer Resilient System Design <i>Tahoori, Mehdi</i>	10
Hardware Acceleration in Computer Networks <i>Kořenek, Jan</i>	11
Fault-based Attacks on Cryptographic Hardware <i>Polian, Ilia; Kreuzer, Martin</i>	12

Session 1A: Architecture

Exploring Processor Parallelism: Estimation Methods and Optimization Strategies <i>Jordans, Roel; Corvino, Rosilde; Jozwiak, Lech; Corporaal, Henk</i>	18
On Design of Priority-Driven Load-Adaptive Monitoring-Based Hardware for Managing Interrupts in Embedded Event-Triggered Real-Time Systems <i>Strnadel, Josef</i>	24
Area-Speed Efficient Architecture for $GF(2^m)$ Multipliers Dedicated for Cryptographic Applications. <i>Pamula, Danuta; Hryniewicz, Edward</i>	30

Session 1B: Advanced Testing

On the On-line Functional Test of the Reorder Buffer Memory in Superscalar Processors <i>Di Carlo, Stefano; Sanchez, Ernesto; Sonza Reorda, Matteo</i>	36
Fault Collapsing of Multi-Conditional Faults <i>Krenz-Bääth, René; Glowatz, Andreas; Hapke, Friedrich</i>	42
Efficient Automated Speedpath Debugging <i>Dehbashi, Mehdi; Fey, Görschwin</i>	48

Session 2A: System-Level Design

A Static Analysis Approach to Data Race Detection in SystemC Designs <i>Moiseev, Mikhail; Glukhikh, Mikhail; Zakharov, Alexey; Richter, Harald</i>	54
Debugging HDL Designs Based on Functional Equivalences with High-Level Specifications <i>Finder, Alexander; Witte, Jan-Philipp; Fey, Görschwin</i>	60
Design of Stochastic Viterbi Decoders for Convolutional Codes <i>Chen, Te-Hsuan; Hayes, John P.</i>	66

Session 2B: High Frequency Design

10Gb/s Inverter Based Cascode Transimpedance Amplifier in 40nm CMOS Technology <i>Atef, Mohamed; Chen, Hong; Zimmermann, Horst</i>	72
Ultra-High Bandwidth Fully-Differential Three-Stage Operational Amplifiers in 40nm Digital CMOS <i>Chen, Hong; Milovanović, Vladimir; Giotta, Dario; Zimmermann, Horst</i>	76
A GHz Full-Division-Range Programmable Divider with Output Duty-Cycle Improved <i>Lo, Yu-Lung; Tsai, Jhih-Wei; Liu, Han-Ying; Yang, Wei-Bin</i>	82

Session 3A: Image Processing

An Area Efficient Hardware Architecture Design for H.264/AVC Intra Prediction Reconstruction Path based on Partial Reconfiguration <i>Orlandic, Milica; Svarstad, Kjetil</i>	86
Automatic Synthesis of Small AdaBoost Classifier in FPGA <i>Kadlček, Filip; Fučík, Otto</i>	92

Session 3B: Robust Circuits

A Low Jitter Delay-Locked-Loop Applied for DDR4 <i>Tu, Yo-Hao; Cheng, Kuo-Hsing; Wei, Hsiang-Yun; Huang, Hong-Yi</i>	98
Power Analysis Methodology for Secure Circuits <i>Gomina, Kamil; Rigaud, Jean-Baptiste; Gendrier, Philippe; Candelier, Philippe; Tria, Assia</i>	102

Session 4A: Student Papers - RTL Design

Towards Hardware Architecture for Memory Efficient IPv4/IPv6 Lookup in 100 Gbps Networks <i>Matoušek, Jiří; Skačan, Martin; Kořenek, Jan</i>	108
Extensible Open-Source Framework for Translating RTL VHDL IP Cores to SystemC <i>Syed, Saif Abrar; Jenihhin, Maksim; Raik, Jaan</i>	112
Multiobjective Evolution of Approximate Multiple Constant Multipliers <i>Petrlik, Jiri; Sekanina, Lukas</i>	116
Hardware Architecture for the Fast Pattern Matching <i>Kaštil, Jan; Košar, Vlastimil; Kořenek, Jan</i>	120

Session 4B: Student Papers - Robust Design

Digital Methods of Offset Compensation in 90nm CMOS Operational Amplifiers <i>Nagy, Gabriel; Arbet, Daniel; Stopjaková, Viera</i>	124
Frequency Injection Attack on a Random Number Generator <i>Buchovecká, Simona; Hlaváč, Josef</i>	128
Embedded Microcontroller System for PilsenCUBE Picosatellite <i>Fiala, Pavel; Voborník, Aleš</i>	131
Proton Beam Characterization at Oslo Cyclotron Laboratory for Radiation Testing of Electronic Devices <i>Hasanbegovic, Amir; Aunet, Snorre</i>	135

Session 5A: Advanced Network and Bus Subsystems

Enhanced Fault-Tolerant Network-on-Chip Architecture Using Hierarchical Agents <i>Valinataj, Mojtaba; Liljeberg, Pasi; Plosila, Juha</i>	141
---	-----

A System-Level Overview and Comparison of Three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0	147
<i>Saade, Julien; Petrot, Frederic; Picco, Andre; Huloux, Joel; Goulahsen, Abdelaziz</i>	

A Multi-Credit Flow Control Scheme for Asynchronous NoCs	153
<i>Naqvi, Syed Rameez; Najvirt, Robert; Steininger, Andreas</i>	

Session 5B: Calibration, Reliability, and Simulation Techniques

An Indirect Technique for Estimating Reliability of Analog and Mixed-Signal Systems during Operational Life	159
<i>Khan, Muhammad Aamir; Kerkhoff, Hans G.</i>	

Intermediate Frequency Filter Calibration Method for Radio Frequency Receivers in Modern CMOS Technologies	165
<i>Siwiec, Krzysztof; Koter, Aleksander; Pleskacz, Witold</i>	

Numerical Method for DC Fault Analysis Simplification and Simulation Time Reduction	170
<i>Brenkuš, Juraj; Stopjaková, Viera; Gyepes, Gábor</i>	

Session 6A: Reconfiguration

Relocation of Reconfigurable Modules on Xilinx FPGA	175
<i>Drahoňovský, Tomáš; Rozkovec, Martin; Novák, Ondřej</i>	

On Performance Estimation of a Scalable VLIW Soft-Core in XILINX FPGAs	181
<i>Pfeifer, Petr; Pliva, Zdenek; Schölzel, Mario; Koal, Tobias; Vierhaus, Heinrich T.</i>	

On the Feasibility of Combining On-Line-Test and Self Repair for Logic Circuits	187
<i>Koal, Tobias; Ulbricht, Markus; Engelke, Piet; Vierhaus, Heinrich T.</i>	

Session 6B: Emerging Technologies

Yield-Oriented Energy and Performance Model for Subthreshold Circuits with Vth Variations	193
<i>Berge, Hans Kristian Otnes; Aunet, Snorre</i>	

VeSFET as an Analog-Circuit Component	199
<i>Kasprowicz, Dominik; Swacha, Bartosz</i>	

Efficient Mixture Preparation on Digital Microfluidic Biochips	205
<i>Kumar, Srijan; Roy, Sudip; Chakrabarti, Partha P.; Bhattacharya, Bhargab B.; Chakrabarty, Krishnendu</i>	

Posters

Composing Data-driven Circuits Using Handshake in the Clock-Synchronous Domain	211
<i>Sykora, Jaroslav</i>	

A Don't Care Identification Method for Test Compaction	215
<i>Yamazaki, Hiroshi; Wakazono, Motohiro; Hosokawa, Toshinori; Yoshimura, Masayoshi</i>	

Test Pattern Decompression in Parallel Scan Chain Architecture	219
<i>Chloupek, Martin; Jenicek, Jiri; Novak, Ondrej; Rozkovec, Martin</i>	

Indoor Energy Harvesting Using Photovoltaic Cell for Battery Recharging	224
<i>Huang, Hong-Yi; Mocco, Chinet Otic; Pinaso, Julyver; Cheng, Kuo-Hsing</i>	

Noise and Linearity Analysis of a Frequency to Voltage Converter	228
<i>Michaelsen, Jorgen Andreas; Wisland, Dag T.</i>	

Energy-Aware Software Development for Embedded Systems in HW/SW Co-Design	232
<i>Ehrlich, Paul; Radke, Stephan</i>	

External Capacitorless Low Dropout Linear Regulator using Cascode Structure	236
<i>Huang, Hong-Yi; Chen, Cheng-Yu; Cheng, Kuo-Hsing</i>	

FPGA Based Time-of-Flight 3D Camera Characterization System <i>Seiter, Johannes; Hofbauer, Michael; Davidovic, Milos; Zimmermann, Horst</i>	240
Error Resilient OBDDs <i>Bernasconi, Anna; Ciriani, Valentina; Lago, Lorenzo</i>	246
Design of S-band 0.35 μ m AlGaIn/GaN LNA with Cascode Topology <i>Kao, H. L.; Yeh, C. S.; Cho, C. L.; Wang, B. W.; Lee, P. C.; Wei, B. H.; Chiu, H. C.</i>	250
Assertion Based Verification Using PSL-like Properties In Haskell <i>Uchevler, Bahram Najafi; Svarstad, Kjetil</i>	254
Reliability-aware Cross-Layer Custom Instruction Screening <i>J. Farahani, Bahareh; Azarpeyvand, Ali; Safari, Saeed; Fakhraie, Seid Mehdi</i>	258
Efficiency of Oscillation-based BIST in 90nm CMOS Active Analog Filters <i>Arbet, Daniel; Nagy, Gabriel; Stopjaková, Viera; Gyepes, Gábor</i>	263
FPGA Architecture for Fast Floating Point Matrix Inversion Using Uni-dimensional Systolic Array Based Structure <i>Hnilička, Ondřej</i>	267
Redundancy Algorithm for Embedded Memories with Block-Based Architecture <i>Krištofík, Štefan; Gramatová, Elena</i>	271
Analysis and Comparison of Functional Verification and ATPG for Testing Design Reliability <i>Šimková, Marcela; Kotásek, Zdeněk; Bolchini, Cristiana</i>	275
Fault-Tolerant Reconfigurable Low-Power Pseudorandom Number Generator <i>Petrovic, Vladimir; Stamenkovic, Zoran; Stojcev, Mile; Nikolic, Tatjana; Jovanovic, Goran</i>	279
A New Method for Correcting Time and Soft Errors in Combinational Circuits <i>Sogomonyan, Egor S.; Weidling, Stefan; Goessel, Michael</i>	283
 Student posters	
MBIST for LEON3 Processor Core Cache <i>Kincel, Andrej; Balaz, Marcel</i>	287
Fault Tolerant CAN Bus Control System Implemented into FPGA <i>Szurman, Karel; Kastil, Jan; Straka, Martin; Kotasek, Zdenek</i>	289
Improved Design of the Uninterruptable Power Supply Unit for Powering of Network Devices <i>Pospisilik, Martin; Neumann, Petr</i>	293
Hybrid Mesh-Ring Wireless Network on Chip for Multi-Core System <i>Wanas, Mohamed; Abd El Ghany, Mohamed; Hofmann, Klaus</i>	295
Novel Model Calibration Method Based on Differential Evolution Used for SCR Model Fitting <i>Napravnik, Tomas; Ziska, Premysl; Jakovenko, Jiri</i>	297
 Author Index	 299