

2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems

(ASYNC 2013)

**Santa Monica, California, USA
19 – 22 May 2013**



**IEEE Catalog Number: CFP13012-PRT
ISBN: 978-1-4673-5956-6**

2013 19th IEEE International Symposium on Asynchronous Circuits and Systems

ASYNC 2013

Table of Contents

| | |
|--------------------------------------|------|
| Welcome Message from the Chairs..... | viii |
| Symposium Organizing Committee..... | x |
| Technical Program Committee..... | xi |
| Reviewers..... | xii |
| Steering Committee..... | xiii |
| Conference Sponsors..... | xiv |
| Keynote Abstract..... | xv |

Session 1: Low-Power Design

| | |
|---|----|
| Soft MOUSETRAP: A Bundled-Data Asynchronous Pipeline Scheme Tolerant to Random Variations at Ultra-Low Supply Voltages | 1 |
| <i>Jian Liu, Steven M. Nowick, and Mingoo Seok</i> | |
| A Low-Energy Variation-Tolerant Asynchronous TCAM for Network Intrusion Detection Systems | 8 |
| <i>Naoya Onizawa, Warren J. Gross, and Takahiro Hanyu</i> | |
| Capacitor Discharging Through Asynchronous Circuit Switching | 16 |
| <i>Reza Ramezani and Alex Yakovlev</i> | |

Session 2: Radiation Hardness

| | |
|---|----|
| Modular Redundancy in a GALS System Using Asynchronous Recovery Links | 23 |
| <i>Jakob Lechner and Varadan Savulimedu Veeravalli</i> | |
| An SET Tolerant Tree Arbiter Cell | 31 |
| <i>Syed Rameez Naqvi, Andreas Steiningger, and Jakob Lechner</i> | |

Session 3: Industrial Design and Demos

| | |
|--|----|
| NanoMesh: An Asynchronous Kilo-Core System-on-Chip | 40 |
| <i>Jonathan Tse and Andrew Lines</i> | |
| An Asynchronous Dataflow Signal Processing Architecture to Minimize Energy per Op | 50 |
| <i>Bo Marr, Julia Karl, Lloyd Lewins, Ken Prager, and Dan Thompson</i> | |

Session 4: Analysis and Automation

| | |
|---|----|
| cellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells | 58 |
| <i>Robert Karmazin, Carlos Tadeo Ortega Otero, and Rajit Manohar</i> | |
| Statistical Static Timing Analysis of Conditional Asynchronous Circuits Using Model-Based Simulation | 67 |
| <i>Eslam Yahya, Laurent Fesquet, Yehea Ismail, and Marc Renaudin</i> | |
| Deriving Performance Bounds for Conditional Asynchronous Circuits Using Linear Programming | 75 |
| <i>Mehrdad Najibi and Peter A. Beerel</i> | |

Session 5: GALS and Randomness

| | |
|---|----|
| GALS Design for Spectral Peak Attenuation of Switching Current | 83 |
| <i>Xin Fan, Oliver Schrape, Miroslav Marinkovic, Peter Dähnert, Milos Krstic, and Eckhard Grass</i> | |
| Distributed Phase Correction Technique | 91 |
| <i>Suwen Yang and Frankie Y. Liu</i> | |
| A Self-Timed Ring Based True Random Number Generator | 99 |
| <i>Abdelkarim Cherkaoui, Viktor Fischer, Alain Aubert, and Laurent Fesquet</i> | |

Session 6: Asynchronous Communication and Networks

| | |
|---|-----|
| SAS: Source Asynchronous Signaling Protocol for Asynchronous Handshake Communication Free from Wire Delay Overhead | 107 |
| <i>Shomit Das, Vikas Vij, and Kenneth S. Stevens</i> | |
| Classifying Virtual Channel Access Control Schemes for Asynchronous NoCs | 115 |
| <i>Robert Najvirt, Syed Rameez Naqvi, and Andreas Steininger</i> | |
| A Bit of Analysis on Self-Timed Single-Bit On-Chip Links | 124 |
| <i>Jonathan Tse, Benjamin Hill, and Rajit Manohar</i> | |

Session 7: QDI Design and Verification

| | |
|--|-----|
| Can QDI Combinational Circuits be Implemented without C-elements? | 134 |
| <i>Fu-Chiung Cheng and Chi Chen</i> | |
| Automatic Leakage Control for Wide Range Performance QDI Asynchronous Circuits in FD-SOI Technology | 142 |
| <i>Jeremie Hamon and Edith Beigne</i> | |
| Inverting Martin Synthesis for Verification | 150 |
| <i>Stephen James Longfield Jr. and Rajit Manohar</i> | |

Session 8: Synchronization and Crossing Clock Boundaries

| | |
|---|-----|
| MTBF Bounds for Multistage Synchronizers | 158 |
| <i>Salomon Beer, Jerome Cox, Tom Chaney, and David M. Zar</i> | |
| MTBF Estimation in Coherent Clock Domains | 166 |
| <i>Salomon Beer, Ran Ginosar, Rostislav (Reuven) Dobkin, and Yoav Weizman</i> | |
| An Approach for Efficient Metastability Characterization of FPGAs through the Designer | 174 |
| <i>Thomas Polzer and Andreas Steininger</i> | |

Session 9: Formal Methods

| | |
|---|-----|
| Formal Deadlock Verification for Click Circuits | 183 |
| <i>Freek Verbeek, Sebastiaan Joosten, and Julien Schmaltz</i> | |
| Unfaithful Glitch Propagation in Existing Binary Circuit Models | 191 |
| <i>Matthias Függer, Thomas Nowak, and Ulrich Schmid</i> | |
| Author Index | 200 |