

2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines

(FCCM 2013)

**Seattle, Washington, USA
28 – 30 April 2013**



**IEEE Catalog Number: CFP13054-PRT
ISBN: 978-1-4673-6005-0**

2013 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines

FCCM 2013

Table of Contents

A Message from the General Chair and Program

Chair.....	x
FCCM 2013 Organizing Committee.....	xi
FCCM 2013 Program Committee.....	xii
Additional Reviewers.....	xiv
List of Sponsors.....	xv
Panel Discussion: Reconfigurable Computing in the Era of Post-Silicon Scaling.....	xvi

Session 1: Data Driven Computing

Parallel Computation of Skyline Queries	1
<i>Louis Woods, Gustavo Alonso, and Jens Teubner</i>	
Minerva: Accelerating Data Analysis in Next-Generation SSDs	9
<i>Arup De, Maya Gokhale, Rajesh Gupta, and Steven Swanson</i>	
Accelerating Join Operation for Relational Databases with FPGAs	17
<i>Robert J. Halstead, Bharat Sukhwani, Hong Min, Mathew Thoennes, Parijat Dube, Sameh Asaad, and Balakrishna Iyer</i>	
Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph	21
<i>Yu Bai, Abigail Fuentes, Michael Riera, Mohammed Alawad, and Mingjie Lin</i>	
Acceleration of SQL Restrictions and Aggregations through FPGA-Based Dynamic Partial Reconfiguration	25
<i>Christopher Dennl, Daniel Ziener, and Jürgen Teich</i>	

Session 2: Hardware Considerations

Accuracy-Performance Tradeoffs on an FPGA through Overclocking	29
<i>Kan Shi, David Boland, and George A. Constantinides</i>	
Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor	37
<i>Alexander Brant, Ameer Abdelhadi, Douglas H.H. Sim, Shao Lin Tang, Michael Xi Yue, and Guy G.F. Lemieux</i>	
Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices	45
<i>Eddie Hung, Fatemeh Eslami, and Steven J.E. Wilton</i>	
A Case for Heterogeneous Technology-Mapping: Soft Versus Hard Multiplexers	53
<i>Madhura Purnaprajna and Paolo Ienne</i>	
Accurate Thermal-Profile Estimation and Validation for FPGA-Mapped Circuits	57
<i>Abdulazim Amouri, Hussam Amrouch, Thomas Ebi, Jörg Henkel, and Mehdi Tahoori</i>	
On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs	61
<i>Aurelio Morales-Villanueva and Ann Gordon-Ross</i>	

Session 3: Applications I

A High Throughput No-Stall Golomb-Rice Hardware Decoder	65
<i>Roger Moussalli, Walid Najjar, Xi Luo, and Amna Khan</i>	
Image Segmentation Using Hardware Forest Classifiers	73
<i>Neil Pittman, Alessandro Forin, Antonio Criminisi, Jamie Shotton, and Atabak Mahram</i>	
A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform	81
<i>Qing Sun, Jiang Jiang, Yongxin Zhu, and Yuzhuo Fu</i>	
High Speed Video Processing Using Fine-Grained Processing on FPGA Platform	85
<i>Zhi Ping Ang, Akash Kumar, and Yajun Ha</i>	

Session 4: Tools

The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs	89
<i>Qijing Huang, Ruolong Lian, Andrew Canis, Jongsok Choi, Ryan Xi, Stephen Brown, and Jason Anderson</i>	
Automating Elimination of Idle Functions by Run-Time Reconfiguration	97
<i>Xinyu Niu, Thomas C. P. Chau, Qiwei Jin, Wayne Luk, and Qiang Liu</i>	
Open-Source Bitstream Generation	105
<i>Ritesh Kumar Soni, Neil Steiner, and Matthew French</i>	
ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects	113
<i>Eric S. Chung and Michael K. Papamichael</i>	

PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs	117
<i>Rohit Kumar and Ann Gordon-Ross</i>	

Session 5: Networking

Atacama: An Open FPGA-Based Platform for Mixed-Criticality Communication in Multi-segmented Ethernet Networks	121
<i>Gonzalo Carvajal, Miguel Figueroa, Robert Trausmuth, and Sebastian Fischmeister</i>	
Latency-Optimized Networks for Clustering FPGAs	129
<i>Trevor Bunker and Steven Swanson</i>	
A Range and Scaling Study of an FPGA-Based Digital Wireless Channel Emulator	137
<i>Scott Buscemi, Will Kritikos, and Ron Sass</i>	
Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable OpenFlow Switch	145
<i>Asif Khan and Nirav Dave</i>	
An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs	149
<i>Yingjie Cao, Yongxin Zhu, Xu Wang, Jiang Jiang, and Meikang Qiu</i>	

Session 6: Applications II

Application Composition and Communication Optimization in Iterative Solvers Using FPGAs	153
<i>Abid Rafique, Nachiket Kapre, and George A. Constantinides</i>	
Parallel Generation of Gaussian Random Numbers Using the Table-Hadamard Transform	161
<i>David B. Thomas</i>	
Hardware-Software Codesign for Embedded Numerical Acceleration	169
<i>Ranko Sredojević, Andrew Wright, and Vladimir Stojanović</i>	
FAssem: FPGA Based Acceleration of De Novo Genome Assembly	173
<i>B. Sharat Chandra Varma, Kolin Paul, M. Balakrishnan, and Dominique Lavenier</i>	
Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines	177
<i>Frederico Pratas, Diego Oriato, Oliver Pell, Ricardo A. Mata, and Leonel Sousa</i>	

Session 7: Arithmetic

On Optimizing the Arithmetic Precision of MCMC Algorithms	181
<i>Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis</i>	
Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models	189
<i>Nachiket Kapre</i>	

Efficient Large Integer Squarers on FPGA	198
<i>Simin Xu, Suhaib A. Fahmy, and Ian V. Mcloughlin</i>	
Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation	202
<i>Martin Langhammer and Bogdan Pasca</i>	
High-Level Description and Synthesis of Floating-Point Accumulators on FPGA	206
<i>Marc-Andre Daigneault and Jean Pierre David</i>	

Session 8: Applications III

Reconfigurable Acceleration of Short Read Mapping	210
<i>James Arram, Kuen Hung Tsoi, Wayne Luk, and Peiyong Jiang</i>	
An FPGA-Based Data Flow Engine for Gaussian Copula Model	218
<i>Huabin Ruan, Xiaomeng Huang, Haohuan Fu, Guangwen Yang, Wayne Luk, Sebastien Racaniere, Oliver Pell, and Wenjing Han</i>	

Poster Papers

A Delay-based PUF Design Using Multiplexers on FPGA	226
<i>Miaoqing Huang and Shiming Li</i>	
Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits	227
<i>Jiliang Zhang, Yaping Lin, Yongqiang Lyu, Ray C.C. Cheung, Wenjie Che, Qiang Zhou, and Jinian Bian</i>	
A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency	228
<i>Cheng Liu, Colin Lin Yu, and Hayden Kwok-Hay So</i>	
FPGA Simulation Engine for Customized Construction of Neural Microcircuit	229
<i>Jason Cong, Hugh T. Blair, and Di Wu</i>	
Global Atmospheric Simulation on a Reconfigurable Platform	230
<i>Lin Gan, Haohuan Fu, Wayne Luk, Chao Yang, Wei Xue, and Guangwen Yang</i>	
An Approach to a Fully Automated Partial Reconfiguration Design Flow	231
<i>Kizheppatt Vipin and Suhaib A. Fahmy</i>	
A Multithreaded VLIW Soft Processor Family	232
<i>Kalin Ovtcharov, Ilian Tili, and J. Gregory Steffan</i>	
A Configurable Architecture for a Visual Saliency System and Its Application in Retail	233
<i>Nandhini Chandramoorthy, Siddarth Advani, Kevin M. Irick, and Vijaykrishnan Narayanan</i>	
The Impact of Hardware Communication on a Heterogeneous Computing System	234
<i>Shanyuan Gao, Bin Huang, and Ron Sass</i>	

An Evaluation of High-Performance Embedded Processing on MPPAs	235
<i>Zain-ul-Abdin and Bertil Svensson</i>	
A Fast and Accurate FPGA-Based Fault Injection System	236
<i>Thomas Schweizer, Dustin Peterson, Johannes M. Kühn, Tommy Kuhn, and Wolfgang Rosenstiel</i>	
Memory Access Scheduling on the Convey HC-1	237
<i>Zheming Jin and Jason D. Bakos</i>	
Exploring Manycore Multinode Systems for Irregular Applications with FPGA Prototyping	238
<i>Marco Ceriani, Gianluca Palermo, Simone Secchi, Antonino Tumeo, and Oreste Villa</i>	
Global Control and Storage Synthesis for a System Level Synthesis Approach	239
<i>Shuo Li, Nasim Farahini, and Ahmed Hemani</i>	
Author Index	240