2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines

(FCCM 2013)

Seattle, Washington, USA
28 – 30 April 2013

IEEE

IEEE Catalog Number: CFP13054-PRT
ISBN: 978-1-4673-6005-0

2013 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines

FCCM 2013

Table of Contents

A Message from the General Chair and Program Chair x

FCCM 2013 Organizing Committee xi

FCCM 2013 Program Committee xii

Additional Reviewers xiv

List of Sponsors xv

Panel Discussion: Reconfigurable Computing in the Era of Post-Silicon Scaling xvi

---

Session 1: Data Driven Computing

Parallel Computation of Skyline Queries 1
Louis Woods, Gustavo Alonso, and Jens Teubner

Minerva: Accelerating Data Analysis in Next-Generation SSDs 9
Arup De, Maya Gokhale, Rajesh Gupta, and Steven Swanson

Accelerating Join Operation for Relational Databases with FPGAs 17
Robert J. Halstead, Bharat Sukhwani, Hong Min, Mathew Thoennes, Parijat Dube, Sameh Asaad, and Balakrishna Iyer

Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph 21
Yu Bai, Abigail Fuentes, Michael Riera, Mohammed Alawad, and Mingjie Lin

Acceleration of SQL Restrictions and Aggregations through FPGA-Based Dynamic Partial Reconfiguration 25
Christopher Dennl, Daniel Ziener, and Jürgen Teich

Session 2: Hardware Considerations

Accuracy-Performance Tradeoffs on an FPGA through Overclocking 29
Kan Shi, David Boland, and George A. Constantinides

Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor 37
Alexander Brant, Ameer Abdelhadi, Douglas H.H. Sim, Shao Lin Tang, Michael Xi Yue, and Guy G.F. Lemieux

Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices 45
Eddie Hung, Fatemeh Eslami, and Steven J.E. Wilton

A Case for Heterogeneous Technology-Mapping: Soft Versus Hard Multiplexers 53
Madhura Purnaprajna and Paolo Ienne

Accurate Thermal-Profile Estimation and Validation for FPGA-Mapped Circuits 57
Abdulazim Amouri, Hussam Amrouch, Thomas Ebi, Jörg Henkel, and Mehdi Tahoori

On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs 61
Aurelio Morales-Villanueva and Ann Gordon-Ross

Session 3: Applications I

A High Throughput No-Stall Golomb-Rice Hardware Decoder 65
Roger Moussalli, Walid Najjar, Xi Luo, and Amna Khan

Image Segmentation Using Hardware Forest Classifiers 73
Neil Pittman, Alessandro Forin, Antonio Criminisi, Jamie Shotton, and Atabak Mahram

A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform 81
Qing Sun, Jiang Jiang, Yongxin Zhu, and Yuzhuo Fu

High Speed Video Processing Using Fine-Grained Processing on FPGA Platform 85
Zhi Ping Ang, Akash Kumar, and Yajun Ha

Session 4: Tools

The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs 89
Qijing Huang, Ruolong Lian, Andrew Canis, Jongsok Choi, Ryan Xi, Stephen Brown, and Jason Anderson

Automating Elimination of Idle Functions by Run-Time Reconfiguration 97
Xinyu Niu, Thomas C. P. Chau, Qiwei Jin, Wayne Luk, and Qiang Liu

Open-Source Bitstream Generation 105
Ritesh Kumar Soni, Neil Steiner, and Matthew French

ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects 113
Eric S. Chung and Michael K. Papamichael

PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs 117
Rohit Kumar and Ann Gordon-Ross

Session 5: Networking

Atacama: An Open FPGA-Based Platform for Mixed-Criticality Communication in Multi-segmented Ethernet Networks 121
Gonzalo Carvajal, Miguel Figueroa, Robert Trausmuth, and Sebastian Fischmeister

Latency-Optimized Networks for Clustering FPGAs 129
Trevor Bunker and Steven Swanson

A Range and Scaling Study of an FPGA-Based Digital Wireless Channel Emulator 137
Scott Buscemi, Will Kritikos, and Ron Sass

Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable OpenFlow Switch 145
Asif Khan and Nirav Dave

An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs 149
Yingjie Cao, Yongxin Zhu, Xu Wang, Jiang Jiang, and Meikang Qiu

Session 6: Applications II

Application Composition and Communication Optimization in Iterative Solvers Using FPGAs 153
Abid Rafique, Nachiket Kapre, and George A. Constantinides

Parallel Generation of Gaussian Random Numbers Using the Table-Hadamard Transform 161
David B. Thomas

Hardware-Software Codesign for Embedded Numerical Acceleration 169
Ranko Sredojević, Andrew Wright, and Vladimir Stojanović

FAssem: FPGA Based Acceleration of De Novo Genome Assembly 173
B. Sharat Chandra Varma, Kolin Paul, M. Balakrishnan, and Dominique Lavenier

Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines 177
Frederico Pratas, Diego Oriato, Oliver Pell, Ricardo A. Mata, and Leonel Sousa

Session 7: Arithmetic

On Optimizing the Arithmetic Precision of MCMC Algorithms 181
Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis

Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models 189
Nachiket Kapre

Efficient Large Integer Squarers on FPGA 198
Simin Xu, Suhaib A. Fahmy, and Ian V. Mcloughlin

Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation 202
Martin Langhammer and Bogdan Pasca

High-Level Description and Synthesis of Floating-Point Accumulators on FPGA 206
Marc-Andre Daigneault and Jean Pierre David

Session 8: Applications III

Reconfigurable Acceleration of Short Read Mapping 210
James Arram, Kuen Hung Tsoi, Wayne Luk, and Peiyong Jiang

An FPGA-Based Data Flow Engine for Gaussian Copula Model 218
Huabin Ruan, Xiaomeng Huang, Haohuan Fu, Guangwen Yang, Wayne Luk, Sebastien Racaniere, Oliver Pell, and Wenjing Han

Poster Papers

A Delay-based PUF Design Using Multiplexers on FPGA 226
Miaoqing Huang and Shiming Li

Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits 227
Jiliang Zhang, Yaping Lin, Yongqiang Lyu, Ray C.C. Cheung, Wenjie Che, Qiang Zhou, and Jinian Bian

A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency 228
Cheng Liu, Colin Lin Yu, and Hayden Kwok-Hay So

FPGA Simulation Engine for Customized Construction of Neural Microcircuit 229
Jason Cong, Hugh T. Blair, and Di Wu

Global Atmospheric Simulation on a Reconfigurable Platform 230
Lin Gan, Haohuan Fu, Wayne Luk, Chao Yang, Wei Xue, and Guangwen Yang

An Approach to a Fully Automated Partial Reconfiguration Design Flow 231
Kizheppatt Vipin and Suhaib A. Fahmy

A Multithreaded VLIW Soft Processor Family 232
Kalin Ovtcharov, Ilian Tili, and J. Gregory Steffan

A Configurable Architecture for a Visual Saliency System and Its Application in Retail 233
Nandhini Chandramoorthy, Siddarth Advani, Kevin M. Irick, and Vijaykrishnan Narayanan

The Impact of Hardware Communication on a Heterogeneous Computing System 234
Shanyuan Gao, Bin Huang, and Ron Sass

An Evaluation of High-Performance Embedded Processing on MPPAs 235
Zain-ul-Abdin and Bertil Svensson

A Fast and Accurate FPGA-Based Fault Injection System 236
Thomas Schweizer, Dustin Peterson, Johannes M. Kühn, Tommy Kuhn, and Wolfgang Rosenstiel

Memory Access Scheduling on the Convey HC-1 237
Zheming Jin and Jason D. Bakos

Exploring Manycore Multinode Systems for Irregular Applications with FPGA Prototyping 238
Marco Ceriani, Gianluca Palermo, Simone Secchi, Antonino Tumeo, and Oreste Villa

Global Control and Storage Synthesis for a System Level Synthesis Approach 239
Shuo Li, Nasim Farahini, and Ahmed Hemani

Author Index 240