

2013 18th IEEE European Test Symposium

(ETS 2013)

**Avignon, France
27 – 30 May 2013**



IEEE Catalog Number: CFP13216-POD
ISBN: 978-1-4673-6376-1

TABLE OF CONTENTS

Magical Thinking Applied To Test Engineering Reality (And Vice Versa).....	1
<i>J. Rearick</i>	
Outlook for Many-Core Systems: Cloudy with a Chance of Virtualization	2
<i>N. Dutt</i>	
Robust Optimization of Test-Architecture Designs for Core-Based SoCs.....	3
<i>S. Deutsch, K. Chakrabarty</i>	
Computing Detection Probability of Delay Defects in Signal Line TSVs.....	9
<i>C. Metzler, A. Todri-Sanial, A. Bosio, L. Dilillo, P. Girard, A. Virazel, P. Vivet, M. Belleville</i>	
Automated DfT Insertion and Test Generation for 3D-SICs with Embedded Cores and Multiple Towers	15
<i>C. Papameletis, B. Keller, V. Chickermane, E. Marinissen, S. Hamdioui</i>	
Efficient Fault Simulation through Dynamic Binary Translation for Dependability Analysis of Embedded Software.....	21
<i>G. Guglielmo, D. Ferraretto, F. Fummi, G. Pravadelli</i>	
Experimental Evaluation of Thread Distribution Effects on Multiple Output Errors in GPUs	27
<i>P. Rech, C. Aguiar, C. Frost, L. Carro</i>	
A Software-Based Self Test of CUDA Fermi GPUs	33
<i>S. Carlo, G. Gambardella, M. Indaco, I. Martella, P. Prinetto, D. Rolfo, P. Trotta</i>	
Scan Pattern Retargeting and Merging with Reduced Access Time	39
<i>R. Baranowski, M. Kochte, H. Wunderlich</i>	
Utilizing Circuit Structure for Scan Chain Diagnosis	46
<i>W. Lo, A. Hsieh, C. Lan, M. Liu, T. Hwang</i>	
A Layout-aware X-Filling Approach for Dynamic Power Supply Noise Reduction in At-Speed Scan Testing	52
<i>S. Kianehr, F. Firouzi, M. Tahoori</i>	
Adaptive Quality Binning for Analog Circuits.....	58
<i>E. Yilmaz, S. Ozev, K. Butler</i>	
On Combining Alternate Test with Spatial Correlation Modeling in Analog/RF ICs.....	64
<i>K. Huang, N. Kupp, J. Carulli Jr., Y. Makris</i>	
M-S Test Based on Specification Validation Using Octrees in the Measure Space	70
<i>A. Gomez-Pau, L. Balado, J. Figueras</i>	
What Is The Electronics Industry Doing To Win The Battle Against The Expected Scary Failure Rates In Future Technology Nodes?	76
<i>D. Appello, A. Grasset, X. Gu, B. Kruseman, R. Mariani, H. Obermeir, S. Venkataraman</i>	
Analytical Modeling for EVM in OFDM Transmitters Including the Effects of IIP3, I/Q Imbalance, Noise, AM/AM and AM/PM Distortion	77
<i>A. Nassery, S. Ozev, M. Salmani</i>	
Efficient Selection Of Signatures For Analog/RF Alternate Test	83
<i>M. Barragan, G. Leger</i>	
Efficient System-Level Testing and Adaptive Tuning of MIMO-OFDM Wireless Transmitters	89
<i>S. Devarakond, D. Banerjee, A. Banerjee, S. Sen, A. Chatterjee</i>	
Information-Theoretic Syndrome and Root-Cause Analysis for Guiding Board-Level Fault Diagnosis	95
<i>F. Ye, Z. Zhang, K. Chakrabarty, X. Gu</i>	
A Mutual Characterization Based SAR ADC Self-Testing Technique	101
<i>H. Lin, X. Huang, J. Huang</i>	
Extracting Device-Parameter Variations using a Single Sensitivity-Configurable Ring Oscillator	107
<i>Y. Higuchi, K. Shinkai, M. Hashimoto, R. Rao, S. Nassif</i>	
Current Testing: Dead or Alive?	113
<i>H. Manhaeve</i>	
Reconciling the IC Test and Security Dichotomy	114
<i>O. Sinanoglu, N. Karimi, J. Rajendran, R. Karri, Y. Jin, K. Huang, Y. Makris</i>	
Semiconductor Failure Modes and Mitigation for Critical Systems: Embedded Tutorial.....	120
<i>H. Manhaeve, E. Mikkola</i>	
Approximate Computing: An Emerging Paradigm For Energy-Efficient Design	123
<i>J. Han, M. Orshansky</i>	
Error-Correction Schemes with Erasure Information for Fast Memories	129
<i>S. Evain, V. Gherman</i>	

Reducing Power Dissipation in Memory Repair for High Defect Densities.....	135
<i>P. Papavramidou, M. Nicolaidis</i>	
Analyzing Resistive-Open Defects in SRAM Core-Cell under the Effect of Process Variability	142
<i>E. Vatajelu, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel, N. Badereddine</i>	
New Test Compression Scheme Based on Low Power BIST.....	148
<i>J. Tyszer, M. Filipek, G. Mrugalski, N. Mukherjee, J. Rajski</i>	
Novel Approach to Reduce Power Droop During Scan-Based Logic BIST	154
<i>M. Omana, D. Rossi, F. Fuzzi, C. Metra, C. Tirumurti, R. Galivache</i>	
Optimization for Timing-Speculated Circuits by Redundancy Addition and Removal	160
<i>Y. Liu, R. Ye, F. Yuan, Q. Xu</i>	
An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems	166
<i>M. Reorda, L. Sterpone, A. Ullah</i>	
Run-Time Detection of Hardware Trojans: The Processor Protection Unit	173
<i>J. Dubeuf, D. Hely, R. Karri</i>	
Variability-Aware And Fault-Tolerant Self-Adaptive Applications For Many-Core Chips.....	179
<i>G. Bizot, F. Chaix, N. Zergainoh, M. Nicolaidis</i>	
A Minimum MSE Sensor Fusion Algorithm with Tolerance to Multiple Faults.....	180
<i>O. Sarbishei, A. Fekr, M. Janidarmian, B. Nahill, K. Radecka</i>	
Bias Temperature Instability Analysis in SRAM Decoder.....	181
<i>S. Khan, S. Hamdioui, H. Kukner, P. Raghavan, F. Catthoor</i>	
Generation of Compact Multi-Cycle Diagnostic Test Sets	182
<i>I. Pomeranz</i>	
Aggresive Scan Chain Masking for Improved Diagnosis of Multiple Scan Chain Failures	183
<i>S. Kundu, S. Chattopadhyay, I. Sengupta, R. Kapur</i>	
PinPoint: An Algorithm for Enhancing Diagnostic Resolution using Capture Cycle Power Information	184
<i>S. Potluri, S. Trinadh, R. Baskaran, N. Chandrachoodan, V. Kamakoti</i>	
Efficient Minimization Of Test Frequencies For Linear Analog Circuits	185
<i>M. Bentobache, A. Bounceur, R. Euler, Y. Kieffer, S. Mir</i>	
Implementing Model Redundancy In Predictive Alternate Test To Improve Test Confidence	186
<i>H. Ayari, F. Azais, S. Bernard, M. Comte, V. Kerzerho, O. Potin, M. Renovell</i>	
RF BIST And Test Strategy For The Receive Part Of An RF Transceiver In CMOS Technology	187
<i>C. Kelma, S. Darfeuille, A. Neuburger, A. Lobnig</i>	
Hybrid 3D Pre-bonding Test Framework Design	188
<i>U. Chandran, D. Zhao, R. Jayabharathi</i>	
BIST Architecture to Detect Defects in TSVs During Pre-Bond Testing	189
<i>D. Arumi, R. Rodriguez-Montanes, J. Figueras</i>	
Test Generation for Circuits with Embedded Memories Using SMT	190
<i>S. Prabhu, M. Hsiao, L. Lingappan, V. Gangaram</i>	
Author Index	