2013 18th IEEE European Test Symposium

(ETS 2013)

Avignon, France
27 – 30 May 2013

IEEE Catalog Number: CFP13216-POD
ISBN: 978-1-4673-6376-1

TABLE OF CONTENTS

Magical Thinking Applied To Test Engineering Reality (And Vice Versa) 1
J. Rearick

Outlook for Many-Core Systems: Cloudy with a Chance of Virtualization 2
N. Dutt

Robust Optimization of Test-Architecture Designs for Core-Based SoCs 3
S. Deutsch, K. Chakrabarty

Computing Detection Probability of Delay Defects in Signal Line TSVs 9
C. Metzler, A. Todri-Sanial, A. Bosio, L. Dilillo, P. Girard, A. Virazel, P. Vivet, M. Belleville

Automated DfT Insertion and Test Generation for 3D-SICs with Embedded Cores and Multiple Towers 15
C. Papameletis, B. Keller, V. Chickermane, E. Marinissen, S. Hamdioui

Efficient Fault Simulation through Dynamic Binary Translation for Dependability Analysis of Embedded Software 21
G. Guglielmo, D. Ferraretto, F. Fummi, G. Pravadelli

Experimental Evaluation of Thread Distribution Effects on Multiple Output Errors in GPUs 27
P. Rech, C. Aguiar, C. Frost, L. Carro

A Software-Based Self Test of CUDA Fermi GPUs 33
S. Carlo, G. Gambardella, M. Indaco, I. Martella, P. Prinetto, D. Rolfo, P. Trotta

Scan Pattern Retargeting and Merging with Reduced Access Time 39
R. Baranowski, M. Kochte, H. Wunderlich

Utilizing Circuit Structure for Scan Chain Diagnosis 46
W. Lo, A. Hsieh, C. Lan, M. Liu, T. Hwang

A Layout-aware X-Filling Approach for Dynamic Power Supply Noise Reduction in At-Speed Scan Testing 52
S. Kiamehr, F. Firouzi, M. Tahoori

Adaptive Quality Binning for Analog Circuits 58
E. Yilmaz, S. Ozev, K. Butler

On Combining Alternate Test with Spatial Correlation Modeling in Analog/RF ICs 64
K. Huang, N. Kupp, J. Carulli Jr., Y. Makris

M-S Test Based on Specification Validation Using Octrees in the Measure Space 70
A. Gomez-Pau, L. Balado, J. Figueras

What Is The Electronics Industry Doing To Win The Battle Against The Expected Scary Failure Rates In Future Technology Nodes? 76
D. Appello, A. Grasset, X. Gu, B. Kruseman, R. Mariani, H. Obermeir, S. Venkataramn

Analytical Modeling for EVM in OFDM Transmitters Including the Effects of IIP3, I/Q Imbalance, Noise, AM/AM and AM/PM Distortion 77
A. Nassery, S. Ozev, M. Salmani

Efficient Selection Of Signatures For Analog/RF Alternate Test 83
M. Barragan, G. Leger

Efficient System-Level Testing and Adaptive Tuning of MIMO-OFDM Wireless Transmitters 89
S. Devarakond, D. Banerjee, A. Banerjee, S. Sen, A. Chatterjee

Information-Theoretic Syndrome and Root-Cause Analysis for Guiding Board-Level Fault Diagnosis 95
F. Ye, Z. Zhang, K. Chakrabarty, X. Gu

A Mutual Characterization Based SAR ADC Self-Testing Technique 101
H. Lin, X. Huang, J. Huang

Extracting Device-Parameter Variations using a Single Sensitivity-Configurable Ring Oscillator 107
Y. Higuchi, K. Shinkai, M. Hashimoto, R. Rao, S. Nassif

Current Testing: Dead or Alive? 113
H. Manhaeve

Reconciling the IC Test and Security Dichotomy 114
O. Sinanoglu, N. Karimi, J. Rajendran, R. Karri, Y. Jin, K. Huang, Y. Makris

Semiconductor Failure Modes and Mitigation for Critical Systems: Embedded Tutorial 120
H. Manhaeve, E. Mikkola

Approximate Computing: An Emerging Paradigm For Energy-Efficient Design 123
J. Han, M. Orshansky

Error-Correction Schemes with Erasure Information for Fast Memories 129
S. Evain, V. Gherman

Reducing Power Dissipation in Memory Repair for High Defect Densities 135
P. Papavramidou, M. Nicolaidis
Analyzing Resistive-Open Defects in SRAM Core-Cell under the Effect of Process Variability 142
E. Vatajelu, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel, N. Badereddine
New Test Compression Scheme Based on Low Power BIST 148
J. Tyszer, M. Filipek, G. Mrugalski, N. Mukherjee, J. Rajski
Novel Approach to Reduce Power Droop During Scan-Based Logic BIST 154
M. Omana, D. Rossi, F. Fuzzi, C. Metra, C. Tirumurti, R. Galivache
Optimization for Timing-Speculated Circuits by Redundancy Addition and Removal 160
Y. Liu, R. Ye, F. Yuan, Q. Xu
An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems 166
M. Reorda, L. Sterpone, A. Ullah
Run-Time Detection of Hardware Trojans: The Processor Protection Unit 173
J. Dubeuf, D. Hely, R. Karri
Variability-Aware And Fault-Tolerant Self-Adaptive Applications For Many-Core Chips 179
G. Bizot, F. Chaix, N. Zergainoh, M. Nicolaidis
A Minimum MSE Sensor Fusion Algorithm with Tolerance to Multiple Faults 180
O. Sarbishei, A. Fekr, M. Janidarmian, B. Nahill, K. Radecka
Bias Temperature Instability Analysis in SRAM Decoder 181
S. Khan, S. Hamdioui, H. Kukner, P. Raghavan, F. Catthoor
Generation of Compact Multi-Cycle Diagnostic Test Sets 182
I. Pomeranz
Aggresive Scan Chain Masking for Improved Diagnosis of Multiple Scan Chain Failures 183
S. Kundu, S. Chattopadhyay, I. Sengupta, R. Kapur
PinPoint: An Algorithm for Enhancing Diagnostic Resolution using Capture Cycle Power Information 184
S. Potluri, S. Trinadh, R. Baskaran, N. Chandrachoodan, V. Kamakoti
Efficient Minimization Of Test Frequencies For Linear Analog Circuits 185
M. Bentobache, A. Bounceur, R. Euler, Y. Kieffer, S. Mir
Implementing Model Redundancy In Predictive Alternate Test To Improve Test Confidence 186
H. Ayari, F. Azais, S. Bernard, M. Comte, V. Kerzerho, O. Potin, M. Renovell
RF BIST And Test Strategy For The Receive Part Of An RF Transceiver In CMOS Technology 187
C. Kelma, S. Darfeuille, A. Neuburger, A. Lobnig
Hybrid 3D Pre-bonding Test Framework Design 188
U. Chandran, D. Zhao, R. Jayabharathi
BIST Architecture to Detect Defects in TSVs During Pre-Bond Testing 189
D. Arumi, R. Rodriguez-Montanes, J. Figueras
Test Generation for Circuits with Embedded Memories Using SMT 190
S. Prabhu, M. Hsiao, L. Lingappan, V. Gangaram
Author Index