

**2013 IEEE 24th International  
Conference on  
Application-Specific Systems,  
Architectures and Processors**

**(ASAP 2013)**

**Washington, DC, USA  
5 – 7 June 2013**



**IEEE Catalog Number: CFP13063-POD  
ISBN: 978-1-4799-0494-5**

## Compilers and Design Tools

---

- 1        **Symbolic Parallelization of Loop Programs for Massively Parallel Processor Arrays**  
*(Jürgen Teich, Alexandru Tanase, Frank Hannig)*
- 10       **Loop Program Mapping and Compact Code Generation for Programmable Hardware Accelerators**  
*(Srinivas Boppu, Frank Hannig, Jürgen Teich)*
- 18       **Aspect Driven Compilation for Dataflow Designs**  
*(Paul Grigoras, Xinyu Niu, Jose G.F. Coutinho, Wayne Luk, Jacob Bower, Oliver Pell)*
- 26       **Enabling Development of OpenCL Applications on FPGA Platforms**  
*(Kavya Shagrithaya, Krzysztof Kępa, Peter Athanas)*
- 31       **Modelling Communication Overhead for Accessing Local Memories in Hardware Accelerators**  
*(Alok Prakash, Siew-Kei Lam, Thambipillai Srikanthan, Christopher T. Clarke)*
- 35       **Cache Partitioning and Scheduling for Energy Optimization of Real-Time MPSoCs**  
*(Gang Chen, Kai Huang, Jia Huang, Alois Knoll)*

## Application Acceleration 1

---

- 42      **Accelerating HAC Estimation for Multivariate Time Series**  
*(Ce Guo, Wayne Luk)*
- 50      **Toward a Fast Stochastic Simulation Processor for Biochemical Reaction Networks**  
*(Hyungman Park, Andreas Gerstlauer)*
- 59      **A High-Speed and Large-Scale Dictionary Matching Engine for Information Extraction Systems**  
*(Kanak Agarwal, Raphael Polig)*
- 67      **Efficient Implementation of Cryptographic Primitives on the GA144 Multi-Core Architecture**  
*(Tobias Schneider, Ingo von Maurich, Tim Güneysu)*

## Poster Session I

---

- 75     **iVAMS: Intelligent Metamodel-Integrated Verilog-AMS for Circuit-Accurate System-Level Mixed-Signal Design Exploration**  
*(Geng Zheng, Saraju P. Mohanty, Elias Kougianos, Oghenekarho Okobiah)*
- 79     **Design Space Exploration for Reliable mm-Wave Wireless NoC Architectures**  
*(Paul Wettin, Partha Pratim Pande, Deukhyoun Heo, Benjamin Belzer, Sujay Deb, Amlan Ganguly)*
- 83     **Migration-Aware Loop Retiming for STT-RAM Based Hybrid Cache for Embedded Systems**  
*(Keni Qiu, Mengying Zhao, Chenchen Fu, Liang Shi, Chun Jason Xue)*
- 87     **Application-Specific Processors for Web-Browsing: An Exploration and Evaluation of the Design Space**  
*(Gabriel Yessin, Lubomir Riha, Tarek El-Ghazawi, David Mayhew)*
- 91     **Virtual Finite-State-Machine Architectures for Fast Compilation and Portability**  
*(Lu Hao, Greg Stitt)*
- 95     **Selective Validations for Efficient Protections on Coarse-Grained Reconfigurable Architectures**  
*(Jihoon Kang, Yohan Ko, Jongwon Lee, Yongjoo Kim, Hwisoo So, Kyoungwoo Lee, Yunheung Paek)*
- 99     **Pseudo-Constant Logic Optimization**  
*(Aaron Landy, Greg Stitt)*
- 103    **Fast Lossless Image Compression with Radiation Hardening by Hardware/Software Co-Design on Platform FPGAs**  
*(Andrew G. Schmidt, Matthew French)*

*Poster Session I continued ...*

- 107    **OCP: Offload Co-Processor for Energy Efficiency in Embedded Mobile Systems**  
*(Jie Tang, Chen Liu, Yu-Liang Chou, Shaoshan Liu)*
- 111    **Standard Deviation of CPI: A New Metric to Evaluate Architectural Time Predictability**  
*(Wei Zhang, Yiqiang Ding)*
- 113    **Synthesizing Accurate Floating-Point Formulas**  
*(Arnault Ioualalen, Matthieu Martel)*

## Computer Arithmetic

---

- 117     **The Denormal Logarithmic Number System**  
*(Mark G. Arnold, Sylvain Collange)*
- 125     **A Compact and Scalable RNS Architecture**  
*(Pedro Miguens Matutino, Ricardo Chaves, Leonel Sousa)*
- 133     **3D Stacked Wide-Operand Adders: A Case Study**  
*(George R. Voicu, Mihai Lefter, Marius Enachescu, Sorin Dan Cotofana)*
- 142     **An Effective New CRT Based Reverse Converter for a Novel Moduli Set**  
 $\{2^{2n+1} - 1, 2^{2n+1}, 2^{2n} - 1\}$   
*(Edem Kwedzo Bankas, Kazeem Alagbe Gbolagade, Sorin Dan Cotofana)*
- 147     **Fused Floating-Point Two-Term Sum-of-Squares Unit**  
*(Jae Hong Min, Earl E. Swartzlander Jr.)*
- 153     **FARHAD: A Fault-Tolerant Power-Aware Hybrid Adder for Add Intensive Applications**  
*(Mohammad Hossein Hajkazemi, Amirali Baniasadi, Hossein Asadi)*

## Linear Algebra and Signal Processing

---

- 160     **A Practical Measure of FPGA Floating Point Acceleration for High Performance Computing**  
*(John D. Cappello, Dave Strenski)*
- 168     **Sparse Matrix-Vector Multiply on the Texas Instruments C6678 Digital Signal Processor**  
*(Yang Gao, Jason D. Bakos)*
- 175     **Transforming a Linear Algebra Core to an FFT Accelerator**  
*(Ardavan Pedram, John McCalpin, Andreas Gerstlauer)*
- 185     **Reduce, Reuse, Recycle ( $R^3$ ): A Design Methodology for Sparse Matrix Vector Multiplication on Reconfigurable Platforms**  
*(Kevin Townsend, Joseph Zambreno)*
- 192     **Power Optimization of Sum-of-Products Design for Signal Processing Applications**  
*(Seok Won Heo, Suk Joong Huh, Miloš D. Ercegovic)*
- 198     **An Efficient & Reconfigurable FPGA and ASIC Implementation of a Spectral Doppler Ultrasound Imaging System**  
*(Adam Page, Tinoosh Mohsenin)*

## Virtualization and Portability

---

- 203     **Hardware Acceleration for Just-In-Time Compilation on Heterogeneous Embedded Systems**  
*(Alexandre Carbon, Yves Lhuillier, Henri-Pierre Charles)*
- 211     **Reconfigurable Computing Middleware for Application Portability and Productivity**  
*(Robert Kirchgessner, Alan D. George, Herman Lam)*
- 219     **Microkernel Hypervisor for a Hybrid ARM-FPGA Platform**  
*(Khoa Dang Pham, Abhishek Kumar Jain, Jin Cui, Suhaib A. Fahmy, Douglas L. Maskell)*
- 227     **Private Configuration Environments (PCE) for Efficient Reconfiguration, in CGRAs**  
*(Muhammad Adeel Tajammul, Syed M.A.H. Jafri, Ahmed Hemani, Juha Plosila, Hannu Tenhunen)*



## Poster Session II

---

- 237 **A Comparison of Correntropy-Based Feature Tracking on FPGAs and GPUs**  
*(Patrick Cooke, Jeremy Fowers, Greg Stitt, Lee Hunt)*
- 241 **BioBlaze: Multi-Core SIMD ASIP for DNA Sequence Alignment**  
*(Nuno Neves, Nuno Sebastião, André Patrício, David Matos, Pedro Tomás, Paulo Flores, Nuno Roma)*
- 245 **A Real-Time Implementation of the Total Focusing Method for Rapid and Precise Diagnostic in Non Destructive Evaluation**  
*(Mickael Njiki, Abdelhafid Elouardi, Samir Bouaziz, Olivier Casula, Olivier Roy)*
- 249 **Novel Multi-Layer Network Decomposition Boosting Acceleration of Multi-Core Algorithms**  
*(Athanasios K. Grivas, Terrence Mak, Alex Yakovlev, Jonny Wray)*
- 253 **On the Performance of Code Block Segmentation for LTE-Advanced**  
*(Karlo G. Lenzi, Felipe A.P. Figueiredo, José A.B. Filho, Fabricio L. Figueiredo)*
- 257 **Accelerating the Performance of Stochastic Encoding-Based Computations by Sharing Bits in Consecutive Bit Streams**  
*(Peng Li, David J. Lilja)*
- 261 **FPGA-Based HPC Application Design for Non-Experts**  
*(David Uliana, Krzysztof Kępa, Peter Athanas)*
- 265 **Accelerating Nonlinear Diffusion Tensor Estimation for Medical Image Processing Using High Performance GPU Clusters**  
*(Vinh Q. Dang, Esam El-Araby, Lam H. Dao, Lin-Ching Chang)*
- 269 **FPGA and ASIC Square Root Designs for High Performance and Power Efficiency**  
*(Shashank Suresh, Spiridon F. Beldianu, Sotirios G. Ziavras)*

*Poster Session II continued ...*

- 273 **Linear Algebra Computations in Heterogeneous Systems**  
*(Sam Skalicky, Sonia López, Marcin Lukowiak, James Letendre, David Gasser)*
- 277 **Unifying CORDIC and Box-Muller Algorithms: An Accurate and Efficient Gaussian Random Number Generator**  
*(Jamshaid Sarwar Malik, Ahmed Hemani, N.D. Gohar)*

## Adaptive Architectures

---

- 281     **A Highly Efficient, Thread-Safe Software Cache Implementation for Tightly-Coupled Multicore Clusters**  
*(Christian Pinto, Luca Benini)*
- 289     **Incorporating Temperature-Leakage Interdependency into Dynamic Voltage Scaling for Real-Time Systems**  
*(Junjun Gu, Gang Qu)*
- 297     **Hybrid SPM-Cache Architectures to Achieve High Time Predictability and Performance**  
*(Wei Zhang, Yiqiang Ding)*
- 305     **A Low-Power Content-Addressable Memory Based on Clustered-Sparse Networks**  
*(Hooman Jarollahi, Vincent Gripon, Naoya Onizawa, Warren J. Gross)*
- 309     **Exploring Hardware Support for Scaling Irregular Applications on Multi-Node Multi-Core Architectures**  
*(Simone Secchi, Marco Ceriani, Antonino Tumeo, Oreste Villa, Gianluca Palermo, Luigi Raffo)*
- 314     **Design-for-Adaptivity of Microarchitectures**  
*(Maxim Rykunov, Andrey Mokhov, Danil Sokolov, Alex Yakovlev, Albert Koelmans)*

## Application Acceleration 2

---

- 321 **GPU Acceleration of Data Assembly in Finite Element Methods and Its Energy Implications**  
*(Li Tang, X. Sharon Hu, Danny Z. Chen, Michael Niemier, Richard F. Barrett, Simon D. Hammond, Genie Hsieh)*
- 329 **A Distributed CPU-GPU Framework for Pairwise Alignments on Large-Scale Sequence Datasets**  
*(Da Li, Kittisak Sajjapongse, Huan Truong, Gavin Conant, Michela Becchi)*
- 339 **A Reconfigurable Application-Specific Instruction-Set Processor for Fast Fourier Transform Processing**  
*(Waqar Hussain, Xiaolin Chen, Gerd Ascheid, Jari Nurmi)*
- 346 **Correctly Rounded Architectures for Floating-Point Multi-Operand Addition and Dot-Product Computation**  
*(Tao Yao, Deyuan Gao, Xiaoya Fan, Jari Nurmi)*
- 356 **Highly Scalable On-the-Fly Interleaved Address Generation for UMTS/HSPA+ Parallel Turbo Decoder**  
*(Aida Vosoughi, Guohui Wang, Hao Shen, Joseph R. Cavallaro, Yuanbin Guo)*
- 363 **Implementing High-Performance, Low-Power FPGA-Based Optical Flow Accelerators in C**  
*(Josh Monson, Mike Wirthlin, Brad L. Hutchings)*
- 370 **A Scalable RC Architecture for Mean-Shift Clustering**  
*(Stefan Craciun, Gongyu Wang, Alan D. George, Herman Lam, Jose C. Principe)*