

2013 IEEE Faible Tension Faible Consommation

(FTFC 2013)

**Paris, France
20 – 21 June 2013**



**IEEE Catalog Number: CFP1359N-POD
ISBN: 978-1-4673-6105-7**



2013 IEEE Faible Tension Faible Consommation June 20 – 21, 2013 - Paris, France

PAPERS INDEX

Keynote 1: Energy limits in A/D converters *****%

Boris Murmann

Stanford University, USA

Regular session 1: Low Power Low Voltage Circuits and Variability

Power Reduction Methodology In 28nm SOC Production Design – What Have Changed? *****)

Kaijian Shi

Cadence Design Systems, Dallas, USA

Robust Low-Power CMOS Precharge Logic *****-

O. Mirmotahari, Y. Berg

Nanoelectronics, Department of Informatics, University of Oslo, Blindern, Oslo, Norway

Analysis on Temperature Coefficient of a Low-Voltage Current Mirror *****%

Kazuyuki Wada, Masashi Takano, Kawori Sekine

Department of Electronics and Bioinformatics, Meiji University, Tama-ku, Kawasaki, Japan

High Speed Ultra Low-Voltage Differential D Flip-Flop For Low-Voltage CMOS Design *****%&

Y. Berg

Nanoelectronics, Department of Informatics, University of Oslo, Norway.

Analysis of Low-Voltage Mixed-Signal Circuits under Device Variations *****&%

Payman Zarkesh-Ha

University of New Mexico, Electrical & Computer Engineering, Albuquerque, NM, USA

Invited session 1: Nonvolatile devices and applications

Magnetic logic functionalities and scalability of thermally assisted MRAMs *****&)

I.L. Prejbeanu¹, R.C. Sousa¹, B. Dieny¹, J.-P. Nozieres¹, S. Bandiera², K. Mackay²

¹SPINTEC, UMR 8191 CEA/DSM/INAC-CNRS-UJF-G-INP, Grenoble, France

²CROCUS Technology, Grenoble, France

HfO₂-based RRAMs for integration on advanced CMOS technology nodes ****&*

J. F. Nodin¹, E. Vianello¹, L. Perniola¹, T. Cabout¹, B. Traoré¹, T. Diokh², H. Grampeix¹, G. Molas¹, E. Jalaguier¹, B. De Salvo¹

¹CEA LETI, MINATEC Campus, Grenoble, France

²STMicroelectronics, Crolles, France

Compact modeling solutions for OxRAM memories *****&+

Marc Bocquet, Damien Deleruyelle, Hassen Aziza, Christophe Muller, Jean-Michel Portal
IM2NP, UMR CNRS 6242, Aix-Marseille Université, Marseille, France

Embedded memory hierarchy exploration based on Magnetic RAM ***** %

Luís Vitório Cargnini, Lionel Torres, Raphael Martins Brum, Sophiane Senni, Gilles Sassatelli
LIRMM - UMR CNRS 5506 - University of Montpellier 2, Montpellier, France

Keynote 2: Green SoCs for a Sustainable Internet-of-Things *****)

David Bol¹, Julien De Vos¹, François Botman¹, Gueric de Stree¹, Sébastien Bernard^{1,2}, Denis Flandre¹, Jean-Didier Legat¹

¹ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium

²CEA-Leti, Grenoble, France

Regular session 2: Low Power Analog and Mixed-Signal Circuits, and Power Management

0.8-Volt Bulk-Driven Flipped Voltage Follower ***** -

Yasutaka Haga, Izzet Kale

Applied DSP & VLSI Research Group, School of ECS, University of Westminster, London, UK

Low power, High Frequency, Free Dead Zone PFD for a PLL Design ***** ('

Abdul Majeed K.K., Binsu J Kailath

IIITD&M, Kancheepuram, Chennai, India

Low Power Sigma Delta Converter with SAR ADC for Audio Frequencies ***** (+

Feyyaz Melih Akçakaya, Günhan Dündar

Bogazici University, İstanbul, Turkey

A High Speed Power Efficient Pipeline ADC in 0.18µm CMOS *****) %

Ali A. Vatanjou, Jafar Sobhi, Ali Dadashi, Z. D. Koozehkanani

IC Design Research lab, ECE Faculty, University of Tabriz, Tabriz, Iran

A 90-nm CMOS High Efficiency On Chip DC-DC Converter for Ultra-Low Power Low Cost *****) Applications

A. Samir¹, E. Kussener², W. Rahajandraibe², H. Barthélemy², L. Girardeau¹

¹STMicroelectronics, Z.I. Rousset-Peynier, B.P.2, 13106 Rousset Cedex, France

²IMMN de Provence, UMR CNRS 7343, Marseille, France

Poster session

VHDL Implementation of Adaptive Control Unit in CIR-based Adaptive K-Best Sphere Decoder for DVB-T2 ***** \$

Ahmad A.Aziz El-Banna, Maha El-Sabrouty, Adel Abdelrahman

Electronics and communications department, E-JUST University, Egypt

[A New Low-Power Recoding Algorithm for Multiplierless Single/Multiple Constant Multiplication](#) *****

A.K. Oudjida¹, M.L. Berrandjia¹, N. Chaillet²

¹Microelectronics and Nanotechnology Division, CDTA, Algiers, Algeria

²AS2M Department, FEMTO-ST Institute, Besançon, France

[Backscattering Coefficient Accurate Model for Nanoscale Si- MOSFET Transistor](#) *****,

Abdoul Rjoub¹, Mamoun F. Al-Mistarihi², Nedal R. Al-Taradeh²

¹Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan

²Electrical Engineering Department, Jordan University of Science and Technology, Irbid, Jordan

[Increasing the autonomy of Wireless Sensor Node by effective use of both DPM and DVFS methods](#) ****+&

Van-Trinh Hoang, Nathalie Julien, Pascal Berruet

Lab-STICC Research Center, University of South-Brittany, Lorient, France.

[Keynote 3: Power efficiency of 3D vs 2D ICs](#) *****+*

M. Chrzanowska-Jeske, Mohammad A. Ahmed,

Electrical and Computer Engineering, Portland State University

Regular session 3: Low Energy Devices, Low Voltage and Adiabatic Circuits

[Mechanisms of Low-Energy Operation of XCT-SOI CMOS Devices - Prospect of sub-20-nm Regime](#) *****, \$

Yasuhisa Omura, Daiki Sato

Grad. School of Sci. and Eng., Kansai University, Suita, Japan

[Ultra-Low Voltage and High Speed NP Domino Carry Propagation chain](#) *****, (

Sohail Musa Mahmood, Yngvar Berg

University of Oslo, Department of Informatics, Oslo, Norway

[Performance envelope of Adiabatic Logic Circuits Based on Electrostatic NEM Switches](#) *****, ,

Samer Hour¹, Alexandre Valentian¹, Hervé Fanet¹, Christophe Poulain²

¹DACLE, CEA-LETI-MINATEC, Grenoble, France

²DCOS, CEA-LETI-MINATEC, Grenoble, France

[Differential High Speed Ultra Low-Voltage Pass Transistor Boolean Logic](#) *****- &

Y. Berg

Nanoelectronics, Department of Informatics, University of Oslo, Blindern, Oslo Norway.

[Low Power Secure AES S-Box using Adiabatic Logic Circuit](#) *****- *

Cancio Monteiro¹, Yasuhiro Takahashi², Toshikazu Sekine²

¹Graduate School of Engineering, Gifu University, Gifu-shi, Japan

²Faculty of Engineering, Gifu University, Gifu-shi, Japan

Invited session 2: Reconfigurable circuits

[Towards Reconfigurable Processors for Power-Proportional Computing](#) *****%\$\$

Andrey Mokhov, Maxim Rykunov, Danil Sokolov, Alex Yakovlev
School of Electrical and Electronic Engineering, Newcastle University, UK

VASILE: A Reconfigurable Vector Architecture for Instruction Level Frequency Scaling ****%\$

Lucian Petrica¹, Valeriu Codreanu², Sorin Cotofana³

¹Politehnica University of Bucharest, Bucharest, Romania

²University of Groningen, Groningen, The Netherlands

³Delft University of Technology, Delft, The Netherlands

Racetrack Memory Based Reconfigurable Computing *****\$,

Weisheng Zhao, Nesrine Ben Romdhane, Yue Zhang, Jacques-Olivier Klein, Define Ravelosona
IEF, Univ. Paris-Sud/CNRS, UMR8622, Orsay, France-91405

Reconfigurable Architectures and Emerging Technologies *****334

Fabien Clermidy

CEA – LETI, MINATEC Campus, Grenoble, France

Invited session 3: Medical applications

A multiple communication standards compatible IoT system for medical usage ****%&

Xiaofei Wang¹, JinTao Wang¹, XunZhang², Jian Song¹

¹State Key Laboratory on Microwave and Digital Communications, TNList, Department of Electronic Engineering, Tsinghua University, Beijing, China

²Isep, LISITE, MINARC, Paris, France

Potentiality of a low power 60 GHz transceiver approach for EEG/ECG WSN medical applications ****%&+

Rahma Abdaoui¹, Martine Villegas², Genviève Baudoin²

¹Isep, LISITE, MINARC, France

²Université Paris-Est, ESYCOM, ESIEE Paris, Cité Descartes, France

Four electrode embedded bioimpedance measurement system ****%&%

Cedric Margo¹, Juliano Katrib², Mustapha Nadi³, Amar Rouane³

¹LPEM, UMR8213, ESPCI-ParisTech, Paris, France

²The National Centre for Industrial Microwave Processing, Nottingham, UK

³Institut Jean Lamour, UMR 7198, Université de Lorraine, CNRS, Nancy, France

Stationary Epoch-based Entropy Estimation for Early Diagnosis of Alzheimer's Disease ****%&)

N. Houmani¹, F. B. Vialatte¹, C. Latchoumane², J. Jeong³, G. Dreyfus¹

¹ESPCI Paris Tech, Laboratoire SIGMA, Paris, France.

²Center for Neural Science, Korea Institute of Science and Technology, Seongbuk-Gu, Seoul, South Korea.

³Korea Advanced Institute of Science and Technology, Department of Bio and Brain Engineering, Daejeon, South Korea.

Regular session 4: Low Power Wireless, RF and Networking

An Ultra-Low-Power UWB IR pulse receiver using 65nm CMOS technology ****%&-

Mohamad Al Kadi Jazairli, Denis Flandre

ICTEAM; Université catholique de Louvain, Louvain-La-Neuve, Belgium

Analysis and design of divide-by-three LC-CMOS frequency dividers ****%'

Antonio Buonomo, Alessandro Lo Schiavo

DII, Seconda Università degli Studi di Napoli, Aversa (CE), Italy

Investigation of the Routing Algorithm in a De Bruijn-based NoC for Low-Power Applications

François Stas, Angelo Kuti Lusala, Jean-Didier Legat, David Bol

ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium.

Fast and secure key agreement protocol for the security of low power wireless networks

Bassem Bakhache¹, Elie El-Hamawi², Hilal Houssain³

¹LASTRE-EDST, Lebanese University-Faculty of Engineering, Tripoli, Lebanon

²USEK (Université Saint-Esprit De Kaslik) -Lebanon

³LIMOS Laboratory, CNRS France