

2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation

(SAMOS XIII 2013)

**Samos, Greece
15 – 18 July 2013**



**IEEE Catalog Number: CFP1352A-POD
ISBN: 978-1-4799-0104-3**

Table of Contents

Keynotes

Rethinking Computer Architecture for Throughput Computing

Wen-mei W. Hwu

What cloud computing can teach us about embedded many-core programming?

András Vajda

Faster unicores are still needed

André Seznec

GPU- and FFT-Architectures

1

General Purpose Computing on Low-Power Embedded GPUs: Has It Come of Age? 1

Arian Maghazeh, Unmesh D. Bordoloi, Petru Eles, and Zebo Peng

Parallelizing General Histogram Application for CUDA Architectures 11

Ugljesa Milic, Isaac Gelado, Nikola Puzovic, Alex Ramirez, and Milo Tomasevic

A Scalable FFT Processor Architecture for OFDM Based Communication Systems 19

Deepak Revanna, Omer Anjum, Manuele Cucchi, Roberto Airoidi, and Jari Nurmi

Low-Power Application-Specific FFT Processor for LTE Applications 28

Tomasz Patyk, David Guevorkian, Teemu Pitkänen, Pekka Jääskeläinen, and Jarmo Takala

Modelling and Design Space Exploration

33

Abstraction of Polychronous Dataflow Specifications into Mode-Automata 33

Julien Ouy, Matthew Kracht, and Sandeep K. Shukla

PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Runtime Reconfiguration 41

Karol Desnos, Maxime Pelcat, Jean-François Nezan, Shuvra S. Bhattacharyya, and Slaheddine Aridhi

Modeling Pipelined Application with Synchronous Data Flow Graphs 49

Marco Lattuada and Fabrizio Ferrandi

Parallel Implementation of Real-Time Semi-Global Matching on Embedded Multi-Core Architectures 56

Oliver Jakob Arndt, Daniel Becker, Christian Banz, and Holger Blume

SystemC and Simulation of Embedded Systems	64
<hr/>	
An Effective Model Extraction Method with State Space Compression for Model Checking SystemC TLM Designs	64
<i>Yanyan Gao and Xi Li</i>	
A Process-Based Reconfigurable SystemC Module for Simulation Speedup	72
<i>Efstathios Sotiriou-Xanthopoulos, Kostas Siozios, George Economakos, and Dimitrios Soudris</i>	
MGSim – A Simulation Environment for Multi-Core Research and Education	80
<i>Raphael Poss, Mike Lankamp, Qiang Yang, Jian Fu, Irfan Uddin, and Chris R. Jesshope</i>	
High Speed Cycle Approximate Simulation for Cache-Incoherent MPSoCs	88
<i>Christopher Thompson, Miles Gould, and Nigel Topham</i>	
Energy-Awareness and Low Power	96
<hr/>	
Lightweight Resource Estimation Model to Extend Battery Life in Video Playback	96
<i>Tero Rintaluoma and Olli Silvén</i>	
Energy-Aware-Task-Parallelism for Efficient Dynamic Voltage, and Frequency Scaling, in CGRAs	104
<i>Syed. M. A. H. Jafri, Muhammad Adeel Tajammul, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen</i>	
NoC Links Energy Reduction through Link Voltage Scaling	113
<i>Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, and Vincenzo Catania</i>	
Applications on Embedded Architectures	121
<hr/>	
Mapping of PRP/HSR Redundancy Protocols onto a Configurable FPGA/CPU Based Architecture	121
<i>Holger Flatt, Jürgen Jasperneite, Daniel Dennstedt, and Tran Dinh Hung</i>	
An Embedded Hardware-Efficient Architecture for Real-Time Cascade Support Vector Machine Classification	129
<i>Christos Kyrkou, Theocharis Theocharides, and Christos-Savvas Bouganis</i>	
SWAN-iCare: A smart wearable and autonomous negative pressure device for wound monitoring and therapy	137
<i>Isabelle Texier, Pierre Marcoux, Pascale Pham, Marie Muller, Pierre-Yves Benhamou, Marc Correvoon, Gabriela Dudnik, Guy Voirin, Natascha Bue, Jan Cristensen, Massimo Laurenza, Giuseppe Gazzara, Andreas Raptopoulos, Alex Bartzas, Dimitrios Soudris, Carl Saxby, Thierry Navarro, Fabio di Francesco, Pietro Salvo, Marco Romanelli, Battistino Paggi, and Leonidas Lympelopoulos</i>	
SOCs and Array Processors	145
<hr/>	
Stochastic Modeling and Performance Analysis of Multimedia SoCs	145
<i>Balaji Raman, Ayoub Nouri, Deepak Gangadharan, Marius Bozga, Ananda Basu, Mayur Maheshwari, Axel Legay, Saddek Bensalem, and Samarjit Chakraborty</i>	
Concurrent Multi-level Arrays: Wait-free Extensible Hash Maps	155
<i>Steven Feldman, Pierre LaBorde, and Damian Dechev</i>	
Efficient Runtime Support for Embedded MPSoCs	164
<i>Dimitris Theodoropoulos, Polyvios Pratikakis, and Dionisios Pneumatikatos</i>	

Modelling, Mapping, and Scheduling	172
Fast Transaction-Level Dynamic Power Consumption Modelling in Priority Preemptive Wormhole Switching Networks On Chip	172
<i>James Harbin and Leandro Soares Indrusiak</i>	
Deploying OpenMP on an Embedded Multicore Accelerator	180
<i>Spiros N. Agathos, Vassilios V. Dimakopoulos, Aggelos Mourelis, and Alexandros Papadogiannakis</i>	
A Just-In-Time Modulo Scheduling for Virtual Coarse-Grained Reconfigurable Architectures	188
<i>Ricardo Ferreira, Vinicius Duarte, Waldir Meireles, Monica Pereira, Luigi Carro, and Stephan Wong</i>	
Dynamic Task Mapping onto Multi-Core Architectures through Stream Rewriting	196
<i>Lars Middendorf, Christian Zebelein, and Christian Haubelt</i>	
An Accurate Energy Model for Streaming Applications Mapped on MPSoC Platforms	205
<i>Jelena Spasic and Todor Stefanov</i>	
Fault-Modeling and Test	213
Pulse-Length Determination Techniques in the Rectangular Single Event Transient Fault Model	213
<i>Alireza Rohani, Hans G. Kerkhoff, Enrico Costenaro, and Dan Alexandrescu</i>	
Compiler-Aided Methodology for Low Overhead On-line Testing	219
<i>Ghazaleh Nazarian, Robert M. Seepers, Christos Strydis, and Georgi N. Gaydadjiev</i>	
Manycore Architectures	227
TimeCube: A Manycore Embedded Processor with Interference-Agnostic Progress Tracking	227
<i>Anshuman Gupta, Jack Sampson, and Michael Bedford Taylor</i>	
ECONO: Express Coherence Notifications for Efficient Cache Coherency in Many-Core CMPs	237
<i>José L. Abellán, Alberto Ros, Juan Fernández, and Manuel E. Acacio</i>	
Fault-Tolerant Techniques for Computer Systems, Architectures and Processors	245
Introduction to the Special Session on: Fault-Tolerant Techniques for Computer Systems, Architectures and Processors	245
<i>Ioannis Sourdis</i>	
on-Demand System Reliability: The DeSyRe project	246
<i>Ioannis Sourdis</i>	
Cobra: a Comprehensive Bundle-based Reliable Architecture	247
<i>Andrea Pellegrini and Valeria Bertacco</i>	
On-demand Thread-level Fault Detection in a Concurrent Programming Environment	255
<i>Jian Fu, Qiang Yang, Raphael Poss, Chris R. Jesshope, and Chunyuan Zhang</i>	
GPUburn: A System to Test and Mitigate GPU Hardware Failures	263
<i>David Defour and Eric Petit</i>	
Workload-Dependent Relative Fault Sensitivity and Error Contribution Factor of GPU Onchip Memory Structures	271
<i>Ronak Shah, Minsu Choi, and Byunghyun Jang</i>	

Introduction to the Special Session on: Exposed Data Path Architectures: Recent Advances and Applications	279
<i>Jani Boutellier and Pekka Jääskeläinen</i>	
Verilog-based simulation of hardware support for Data-flow concurrency on Multicore systems	280
<i>George Matheou and Paraskevas Evrpidou</i>	
Design of a Unified Transport Triggered Processor for LDPC/Turbo Decoder	288
<i>Shahriar Shahabuddin, Janne Janhunen, Muhammet Fatih Bayramoglu, Markku Juntti, Amanullah Ghazi, and Olli Silvén</i>	
Exploiting Tightly-Coupled Cores	296
<i>Daniel Bates, Alex Bradbury, Andreas Koltes, and Robert Mullins</i>	
FlexCore: Implementing an Exposed Datapath Processor	306
<i>Magnus Sjölander and Per Larsson-Edefors</i>	
Dataflow Computing with Polymorphic Registers	314
<i>Cătălin Ciobanu, Georgi N. Gaydadjiev, Christian Pilato, and Donatella Sciuto</i>	
OpenCL Code Generation for Low Energy Wide SIMD Architectures with Explicit Datapath	322
<i>Dongrui She, Yifan He, Luc Waeijen, and Henk Corporaal</i>	
SIMD Made Explicit	330
<i>Luc Waeijen, Dongrui She, Henk Corporaal, and Yifan He</i>	