

2013 NASA/ESA Conference on Adaptive Hardware and Systems

(AHS 2013)

**Torino, Italy
24 – 27 June 2013**



**IEEE Catalog Number: CFP1363A-POD
ISBN: 978-1-4673-6382-2**

AHS 2013 - Table of Contents

Preface	vi
Conference Organizers	vii
Program Committee	viii
Keynotes	ix

Session A: Special Session on Fault Detection, Isolation and Recovery Techniques for SRAM-Based FPGAs

Worst Case Error Rate Predictions and Mitigation Schemes for Virtex-4 FPGAs on Solar Orbiter	1
<i>Holger Michel, Frank Bubenhausen, Kai Grünmann, Tobias Lange, Björn Fiethe and Harald Michalik</i>	
On the Optimal Reconfiguration Times for TMR Circuits on SRAM based FPGAs	9
<i>Luca Sterpone and Anees Ullah</i>	
Adaptive FDIR Framework for Payload Data Processing Systems using Reconfigurable FPGAs	15
<i>Felix Siegle, Tanya Vladimirova, Omar Emam and Jørgen Ilstad</i>	

Session B. Bio & Evolution Inspired Adaptive Applications

On Self-adaptive Resource Allocation through Reinforcement Learning	23
<i>Jacopo Panerati, Filippo Sironi, Matteo Carminati, Martina Maggio, Giovanni Beltrame, Piotr J. Gmytrasiewicz, Donatella Sciuto and Marco D. Santambrogio</i>	
Evolutionary Algorithms that use Runtime Migration of Detector Processes to Reduce Latency in Event-Based Systems	31
<i>Christoffer Löffler, Christopher Mutschler and Michael Philippsen</i>	
Hardware-based Parallel Firefly Algorithm for Embedded Applications	39
<i>Daniel M. Muñoz, Carlos H. Llanos, Leandro dos Santos Coelho and Mauricio Ayala-Rincón</i>	
Ant Colony Optimization for Mapping, Scheduling and Placing in Reconfigurable Systems	47
<i>Fabrizio Ferrandi, Pier Luca Lanzi, Christian Pilato, Donatella Sciuto and Antonino Tumeo</i>	

Session C. Reconfigurable Computing for Space Applications

Implementation of an Initial-Configuration based on Self-Reconfiguration for an On-Board Processor	55
--	----

<i>Florian Rittner and Rob�rt Glein</i>	
Reconfigurable Platforms for Data Processing on Scientific Space Instruments	63
<i>Frank Bubenhagen, Bj�rn Fiethel, Tobias Lange, Harald Michalik and Holger Michel</i>	

Session D. Design Methodology

A Framework to Model Self-Adaptive Computing Systems	71
<i>Cristiana Bolchini, Matteo Carminati, Antonio Miele and Elisa Quintarelli</i>	
A Systematic Generation of Optimized Heterogeneous 3D Networks-on-Chip Architecture	79
<i>Michael O. Agyeman and Ali Ahmadinia</i>	
Runtime Adaptation on Dataflow HPC Platforms	84
<i>Riccardo Cattaneo, Christian Pilato, Matteo Mastinu, Oliver Kadlcek, Oliver Pell and Marco D. Santambrogio</i>	
Self-Adaptation Techniques for Mixed-Signal SiGe BiCMOS ICs	92
<i>Vladimir Bratov, Vladimir Katzman, Aleksandr Gryunshpan and Andrey Bratov</i>	

Session E. Adaptive Applications

AIDI: An Adaptive Image Denoising FPGA-based IP-core for Real-time Applications	99
<i>Stefano Di Carlo, Paolo Prinetto, Daniele Rolfo and Pascal Trotta</i>	
FPGA implementation of a lossy compression algorithm for hyperspectral images with a high-level synthesis tool	107
<i>Lucana Santos, Raffaele Vitulli, Jose Fco. Lopez and Roberto Sarmiento</i>	
Parallelised Fault-Tolerant Integer KLT Implementation for Lossless Hyperspectral Image Compression on Board Satellites	115
<i>Nor Rizuan Mat Noor and Tanya Vladimirova</i>	
Applying the Adaptive Hybrid Flow-Shop Scheduling Method to Schedule a 3GPP LTE Physical Layer Algorithm onto Many-Core Digital Signal Processors	123
<i>Julien Heulot, Jani Boutellier, Maxime Pelcat, Jean-Fran�ois Nezan and Slaheddine Aridhi</i>	
Combined HW-SW Adaptive Clone-Resistant Functions as Physical Security Anchors	130
<i>Marc Fyrbiak, Christan Kison, Marc Jeske and Wael Adi</i>	

Session F. Design for Adaptive Systems

Hardware Requirements of Communication-Centric Machine Learning Algorithms	138
<i>Lauri Koskinen and Enrico Roverato</i>	
Hardware Realization of GALS Based Cortical Column Systems	144
<i>Anita Tino, Gul N. Khan and Fei Yuan</i>	
Suppression of Constant Modulus Interference in Multimode Transceivers Using an Adaptive Nonlinear Circuit	150
<i>Hooman Habibi, Erwin J.G. Janssen, Yan Wu, Dusan Milosevic, J.W.M. Bergmans and Peter G.M. Baltus</i>	

Methodology and reconfigurable architecture for effective placement of variable-size hardware tasks	156
<i>Nicolas Marques, Hassan Rabah, Slavisa Jovanovic, Eric Dabellani and Serge Weber</i>	
Image Filter Evolution on the Xilinx Zynq Platform	164
<i>Roland Dobai and Lukas Sekanina</i>	
Four-configuration-context optically reconfigurable gate array with a MEMS interleaving method	172
<i>Yuichiro Yamaji and Minoru Watanabe</i>	

Session G. Reconfigurable Computing

Multiple-Clone Configuration of Relocatable Partial Bitstreams in Xilinx Virtex FPGAs	178
<i>Ali Ebrahim, Khaled Benkrid, Xabier Iturbe and Chuan Hong</i>	
Dynamic Neutron Testing of Dynamically Reconfigurable Processing Modules Architecture	184
<i>Luca Sterpone, Davide Sabena, Anees Ullah, Mario Pormann, Jens Hagemeyer and Jørgen Ilstad</i>	

Session H. Special Session: Reconfigurable Devices and Interconnections for Space Applications

Heterogeneous Hardware Accelerators Interconnect: An Overview	189
<i>Cuong Pham-Quoc, Zaid Al-Ars and Koen Bertels</i>	
A2B: An Integrated Framework for Designing Heterogeneous and Reconfigurable Systems	198
<i>Christian Pilato, Riccardo Cattaneo, Gianluca Durelli, Alessandro A. Nacci, Marco Domenico Santambrogio and Donatella Sciuto</i>	
Non Volatile Memory for FPGA Booting in Space	204
<i>Anna Arbat, Cristiano Calligaro, Vladislav Dayan, Evgeny Pikhay and Yakov Roizin</i>	
Formal approaches to SEU testing in FPGAs	209
<i>Cinzia Bernardeschi, Luca Cassano and Andrea Domenici</i>	
Author Index	217