

2013 Euromicro Conference on Digital System Design

(DSD 2013)

**Santander, Spain
4-6 September 2013**

Pages 1-504



IEEE Catalog Number: CFP13291-POD
ISBN: 978-1-4799-2979-5

2013 16th Euromicro Conference on Digital System Design

DSD 2013

Table of Contents

Message from the General Chair.....	xviii
Message from the Program Chairs.....	xix
Organizing Committee.....	xx
Program Committee.....	xxi
Program Subcommittee.....	xxii
Additional Reviewers.....	xxvi

DSD-1: Interconnect Design

Transient Fault Tolerant QDI Interconnects Using Redundant Check Code	3
<i>Guangda Zhang, Wei Song, Jim D. Garside, Javier Navaridas, and Zhiying Wang</i>	
Global Interconnect and Control Synthesis in System Level Architectural Synthesis Framework	11
<i>Shuo Li and Ahmed Hemani</i>	

DSD-2: SoC & NoC 1

Analysis and Evaluation of Circuit Switched NoC and Packet Switched NoC	21
<i>Shaoteng Liu, Axel Jantsch, and Zhonghai Lu</i>	
Parallel Deadlock Detection and Recovery for Networks-on-Chip Dedicated to Diffused Computations	29
<i>Pierre Bomel and Marc Sevaux</i>	

MSDA 1: Multicore Systems: Design and Applications

Run-Time Slack Distribution for Real-Time Data-Flow Applications on Embedded MPSoC	39
<i>Pavel G. Zaykov, Georgi Kuzmanov, Anca M. Molnos, and Kees Goossens</i>	
Interaction of NoC Design and Coherence Protocol in 3D-Stacked CMPs	48
<i>Pablo Abad, Pablo Prieto, Lucia G. Menezo, Adrian Colaso, Valentin Puente, and Jose Angel Gregorio</i>	

Poster Session 1

Olympic: A Hierarchical All-Optical Photonic Network for Low-Power Chip Multiprocessors	56
<i>Sandro Bartolini, Luca Lusnig, and Enrico Martinelli</i>	
Non-intrusive NoC DFS for Soft Real-Time Multimedia Applications	60
<i>Miltos D. Grammatikakis, Antonis Papagrigoriou, Polydoros Petrakis, and George Kornaros</i>	
Early Performance Evaluation of Multi-OS Embedded Platforms Using Native Simulation	64
<i>Rodrigo Fernández, Hector Posadas, and Eugenio Villar</i>	
Impact of 3D IC on NoC Topologies: A Wire Delay Consideration	68
<i>Mohamad Hairol Jabbar, Dominique Houzet, and Omar Hammami</i>	
High Performance Bitwise OR Based Submesh Allocation for 2D Mesh-Connected CMPs	73
<i>Luka Daoud and Victor Goulart</i>	
A General Framework for Average-Case Performance Analysis of Shared Resources	78
<i>Sahar Foroutan, Benny Akesson, Kees Goossens, and Frederic Petrot</i>	

DSD-3: Modelling and Verification

A Static Analysis Approach for Verification of Synchronization Correctness of SystemC Designs	89
<i>Mikhail Glukhikh, Mikhail Moiseev, and Sergey Salishev</i>	
Calibration Error Bound Estimation in Performance Modeling	97
<i>Vidya V. Parappurath, Jeroen P.M. Voeten, and Kees C. Kotterink</i>	
pCache: An Observable L1 Data Cache Model for FPGA Prototyping of Embedded Systems	103
<i>Parthasarathy Ravishankar and Samar Abdi</i>	
Generation of Structural VHDL Code with Library Components from Formal Event-B Models	111
<i>Sergey Ostroumov, Leonidas Tsiopoulos, Kaisa Sere, and Juha Plosila</i>	

FTDSD 1: Fault Tolerance in Digital System Design

Digital Late-Transition Metastability Simulation Model	121
<i>Thomas Polzer and Andreas Steininger</i>	
Concurrent Error Detection in Multipliers by Using Reduced Wordlength Multiplication and Logarithms	129
<i>Alexander Uhl and Juergen Becker</i>	

Identifying NBTI-Critical Paths in Nanoscale Logic	136
<i>Raimund Ubar, Fabian Vargas, Maksim Jenihhin, Jaan Raik, Sergei Kostin, and Leticia Bolzani Poehls</i>	
Efficient Construction of Global Time in SoCs Despite Arbitrary Faults	142
<i>Christoph Lenzen, Matthias Függer, Markus Hofstätter, and Ulrich Schmid</i>	
FDR: Flexible Digital Radio	
Stopping-Free Dynamic Configuration of a Multi-ASIP Turbo Decoder	155
<i>Vianney Lapotre, Purushotham Murugappa, Guy Gogniat, Amer Baghdadi, Michael Hübner, and Jean-Philippe Diguët</i>	
A Flexible Radio Transmitter for TVWS Based on FBMC	163
<i>Vincent Berg, Jean-Baptiste Doré, and Dominique Noguët</i>	
A Joint Communication and Application Simulator for NoC-Based Custom SoCs: LDPC and Turbo Codes Parallel Decoding Case Study	168
<i>Carlo Condo, Amer Baghdadi, and Guido Maserà</i>	
A Testbed for Evaluating LTE in High-Speed Trains	175
<i>José Rodríguez-Piñeiro, José A. García-Naya, Ángel Carro-Lagoa, and Luis Castedo</i>	
DSD-4: Reconfigurable Computing 1	
Efficient Implementations of Multi-pumped Multi-port Register Files in FPGAs	185
<i>Hasan Erdem Yantir, Salih Bayar, and Arda Yurdakul</i>	
Dynamic Noise Estimation Approach for X-Ray Detectors on FPGAs	193
<i>Florian Aschauer, Walter Stechele, and Johannes Treis</i>	
A Fast and Autonomous HLS Methodology for Hardware Accelerator Generation under Resource Constraints	201
<i>Adrien Prost-Boucle, Olivier Muller, and Frédéric Rousseau</i>	
An Efficient Hardware Implementation of a SAT Problem Solver on FPGA	209
<i>Teodor Ivan and El Mostapha Aboulhamid</i>	
FTDSD 2: Fault Tolerance in Digital System Design	
Software Modification Aided Transient Error Tolerance for Embedded Systems	219
<i>Rishad A. Shafik, Gerard Rauwerda, Jordy Potman, Kim Sunesen, Dhiraj K. Pradhan, Jimson Mathew, and Ioannis Sourdis</i>	
Methodology for Fault Tolerant System Design Based on FPGA into Limited Redundant Area	227
<i>Lukas Miculka, Martin Straka, and Zdenek Kotasek</i>	
Virtual TMR Schemes Combining Fault Tolerance and Self Repair	235
<i>T. Koal, M. Ulbricht, and H.T. Vierhaus</i>	

Data Flow Analysis of Software Executed by Unreliable Hardware	243
<i>Peter Raab, Stanislav Racek, Stefan Krämer, and Jürgen Mottok</i>	

EPDSD 1: European Projects in Digital System Design

SMAC: Smart Systems Co-design	253
<i>N. Bombieri, D. Drogoudis, G. Gangemi, R. Gillon, E. Macii, M. Poncino, S. Rinaudo, F. Stefanni, D. Trachanis, and M. van Helvoort</i>	
MultiPARTES: Multicore Virtualization for Mixed-Criticality Systems	260
<i>Salvador Trujillo, Alfons Crespo, and Alejandro Alonso</i>	
E2LP: A Unified Embedded Engineering Learning Platform	266
<i>Miodrag Temerinac, Ivan Kastelan, Karolj Skala, Branka Medved Rogina, Leonhard Reindl, Florent Souvestre, Margarita Anastassova, Roman Szewczyk, Jan Piwinski, Jorge R. Lopez Benito, Enara Artetxe Gonzalez, Nikola Teslic, Vlado Sruk, and Moshe Barak</i>	
The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices	272
<i>Marco Solinas, Rosa M. Badia, François Bodin, Albert Cohen, Paraskevas Evripidou, Paolo Faraboschi, Bernhard Fechner, Guang R. Gao, Arne Garbade, Sylvain Girbal, Daniel Goodman, Behran Khan, Souad Koliai, Feng Li, Mikel Luján, Laurent Morin, Avi Mendelson, Nacho Navarro, Antoniu Pop, Pedro Trancoso, Theo Ungerer, Mateo Valero, Sebastian Weis, Ian Watson, Stéphane Zuckermann, and Roberto Giorgi</i>	

Poster Session 2

Novel Dynamic Gate Topology for Superpipelines in DSM Technologies	280
<i>J. Núñez, M.J. Avedillo, and J.M. Quintana</i>	
Comparison of FPGA and ASIC Implementation of a Linear Congruence Solver	284
<i>Jiri Bucek, Pavel Kubalik, Róbert Lórencz, and Tomáš Zahradnický</i>	
VLSI Architecture for Low-Complexity Motion Estimation in H.264 Multiview Video Coding	288
<i>Ashfaq Ahmed, M. Usman Shahid, Maurizio Martina, Enrico Magli, and Guido Masera</i>	
A Flexible and Compact Regular Expression Matching Engine Using Partial Reconfiguration for FPGA	293
<i>Yoichi Wakaba, Shinobu Nagayama, Shin'ichi Wakabayashi, and Masato Inagi</i>	
An Efficient Router Architecture and Its FPGA Prototyping to Support Junction Based Routing in NoC Platforms	297
<i>Muhammad Awais Aslam, Shashi Kumar, and Rickard Holsmark</i>	
An Efficient FPGA-Based Architecture of Skein for Simple Hashing and MAC Function	301
<i>Filippos Pirpilidis, Paris Kitsos, and Nicolas Sklavos</i>	

Implementing Modular FFTs in FPGAs—A Basic Block for Lattice-Based Cryptography	305
<i>Tamás Györfi, Octavian Cret, and Zalán Borsos</i>	

DSD-5: NoC Routing

An Effective Routing Algorithm to Avoid Unnecessary Link Abandon in 2D Mesh NoCs	311
<i>Changlin Chen and Sorin D. Cotofana</i>	

Router Designs for an Asynchronous Time-Division-Multiplexed Network-on-Chip	319
<i>Evangelia Kasapaki, Jens Sparsø, Rasmus Bo Sørensen, and Kees Goossens</i>	

Power and Variability Improvement of an Asynchronous Router Using Stacking and Dual-Vth Approaches	327
<i>Mohammad Mirzaei, Mahdi Mosaffa, Siamak Mohammadi, and Jelena Trajkovic</i>	

AHSA 1: Architectures and Hardware for Security Applications

Emulation-Based Fault Effect Analysis for Resource Constrained, Secure, and Dependable Systems	337
<i>Norbert Druml, Manuel Menghin, Daniel Kroisleitner, Christian Steger, Reinhold Weiss, Armin Krieg, Holger Bock, and Josef Haid</i>	

Electromagnetic Analysis on RSA Algorithm Based on RNS	345
<i>Guilherme Perin, Laurent Imbert, Lionel Torres, and Philippe Maurine</i>	

Double-Edge Transformation for Optimized Power Analysis Suppression Countermeasures	353
<i>Shohreh Sharif Mansouri and Elena Dubrova</i>	

EPDSD 2: European Projects in Digital System Design

parMERASA—Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability	363
--	-----

*T. Ungerer, C. Bradatsch, M. Gerdes, F. Kluge, R. Jahr, J. Mische, J. Fernandes,
P.G. Zaykov, Z. Petrov, B. Böddeker, S. Kehr, H. Regler, A. Hugl, C. Rochange,
H. Ozaktas, H. Cassé, A. Bonenfant, P. Sainrat, I. Broster, N. Lay, D. George,
E. Quiñones, M. Panic, J. Abella, F. Cazorla, S. Uhrig, M. Rohde, and A. Pyka*

EU FP7-288307 Pharaon Project: Parallel and Heterogeneous Architecture for Real-Time Applications	371
--	-----

*Hector Posadas, Eugenio Villar, Florian Broekaert, Michel Bourdelles, Albert Cohen,
Antoni Pop, Nhat Minh Lê, Adrien Guatto, Mihai T. Lazarescu, Luciano Lavagno,
Andrei Terechko, Miguel Glassee, Daniel Calvo, and Edouardo de las Heras*

Coarse-Grain Optimization and Code Generation for Embedded Multicore Systems	379
<i>George Goulas, Christos Valouxis, Panayiotis Alefragis, Nikolaos S. Voros, Christos Gogos, Oliver Oey, Timo Stripf, Thomas Bruckschloegl, Juergen Becker, Ali El Moussawi, Maxime Naullet, and Tomofumi Yuki</i>	
DSD-6: Optimization and Performance	
Distributed Runtime Computation of Constraints for Multiple Inner Loops	389
<i>Nasim Farahini, Ahmed Hemani, and Kolin Paul</i>	
A Formal Model for Optimal Autonomous Task Hibernation in Constrained Embedded Systems	396
<i>C. Brandolese, W. Fornaciari, and L. Rucco</i>	
Multiobjective Optimization of Cost, Performance and Thermal Reliability in 3DICs	404
<i>Fatemeh Kashfi and Jeff Draper</i>	
DSD-7: Video	
Scalable Video Coding Deblocking Filter FPGA and ASIC Implementation Using High-Level Synthesis Methodology	415
<i>Pedro P. Carballo, Omar Espino, Romén Neris, Pedro Hernández-Fernández, Tomasz M. Szydzik, and Antonio Núñez</i>	
Architecture Design and Efficiency Evaluation for the High-Throughput Interpolation in the HEVC Encoder	423
<i>G. Pastuszak and M. Trochimiuk</i>	
A Novel Intra Prediction Architecture for the Hardware HEVC Encoder	429
<i>Andrzej Abramowski and Grzegorz Pastuszak</i>	
DTDS 1: Dependability and Testing of Digital Systems	
Minimal Stimuli Generation in Simulation-Based Verification	439
<i>Shuo Yang, Robert Wille, Daniel Große, and Rolf Drechsler</i>	
Simulation and SAT Based ATPG for Compressed Test Generation	445
<i>J. Balcárek, P. Fišer, and J. Schmidt</i>	
Industrial Application of IEEE P1687 for an Automotive Product	453
<i>Martin Keim, Tom Waayers, Richard Morren, Friedrich Hapke, and René Krenz-Baath</i>	
Poster Session 3	
Execution Time and Code Size Optimization Using Multidimensional Retiming and Loop Striping	462
<i>Yaroub Elloumi, Mohamed Akil, and Mohamed Hedi Bedoui</i>	
UML/MARTE Methodology for Automatic SystemC Code Generation of Openmax Multimedia Applications	467
<i>Pablo Peñil, Pablo Sánchez, David de la Fuente, Jesús Barba, and Juan Carlos López</i>	

An Efficient Method for Energy Estimation of Application Specific Instruction-Set Processors	471
<i>Roel Jordans, Rosilde Corvino, Lech Józwiak, and Henk Corporaal</i>	
Delay Fault Coverage Increasing in Digital Circuits	475
<i>Miroslav Siebert and Elena Gramatová</i>	
Account for Radiation Effects in Signal Integrity Analysis of PCB Digital Systems	479
<i>K.O. Petrosyants and I.A. Kharitonov</i>	
Voltage Spikes on the Substrate to Obtain Timing Faults	483
<i>K. Tobich, P. Maurine, P.-Y. Liardet, M. Lisart, and T. Ordas</i>	
DSD-8: SoC & NoC 2	
An Energy-Efficient Reconfigurable NoC Architecture with RF-Interconnects	489
<i>Majed ValadBeigi, Farshad Safaei, and Bahareh Pourshirazi</i>	
Monitoring-Aware Virtual Platform Prototype of Heterogeneous NoC-Based Multicore SoCs	497
<i>Miltos D. Grammatikakis, Antonis Papagrigoriou, Polydoros Petrakis, and George Kornaros</i>	
An Adaptive Output Selection Function Based on a Fuzzy Rule Base System for Network on Chip	505
<i>Giuseppe Ascia, Maurizio Palesi, and Vincenzo Catania</i>	
Incorporating Energy and Throughput Awareness in Design Space Exploration and Run-Time Mapping for Heterogeneous MPSoCs	513
<i>Pham Nam Khanh, Amit Kumar Singh, Akash Kumar, and Khin Mi Mi Aung</i>	
DSD-9: Reconfigurable Computing 2	
Energy-Aware Fault-Tolerant CGRAs Addressing Application with Different Reliability Needs	525
<i>Syed M.A.H. Jafri, Stanislaw J. Piestrak, Kolin Paul, Ahmed Hemani, Juha Plosila, and Hannu Tenhunen</i>	
FPGA Based Real-Time Data Processing DAQ System for the Mercury Imaging X-Ray Spectrometer	535
<i>Florian Aschauer, Walter Stechele, and Johannes Treis</i>	
Component-Level Datapath Merging in System-Level Design of Wireless Sensor Node Controllers for FPGA-Based Implementations	543
<i>Muhammad Adeel Pasha, Steven Derrien, and Olivier Sentieys</i>	
Automatic Hard Block Inference on FPGAs	551
<i>Adrian Willenbücher and Klaus Schneider</i>	

DTDS 2: Dependability and Testing of Digital Systems

Predictive Analysis of Mission Critical Systems Dependability	561
<i>Martin Danhel, Hana Kubátová, and Radek Dobiáš</i>	
A Distributed BIST Scheme for NoC-Based Memory Cores	567
<i>Bibhas Ghoshal and Indranil Sengupta</i>	
The Essence of Reliability Estimation during Operational Life for Achieving High System Dependability	575
<i>Muhammad Aamir Khan and Hans G. Kerkhoff</i>	
Cone of Influence Analysis at the Electronic System Level Using Machine Learning	582
<i>Jannis Stoppe, Robert Wille, and Rolf Drechsler</i>	

MSDA 4: Multicore Systems: Design and Applications

A Multithreaded Parallel Global Routing Method with Overlapped Routing Regions	591
<i>Yasuhiro Shintani, Masato Inagi, Shinobu Nagayama, and Shin'ichi Wakabayashi</i>	
Advanced Switching Mechanisms for Forthcoming On-Chip Networks	598
<i>Emilio Castillo, Cristobal Camarero, Esteban Stafford, Fernando Vallejo, Jose Luis Bosque, and Ramon Beivide</i>	

AHSA 2: Architectures and Hardware for Security Applications

Laser-Induced Fault Simulation	609
<i>Feng Lu, Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre</i>	
FPGA Design of an Open-Loop True Random Number Generator	615
<i>Florent Lozach, Molka Ben-Romdhane, Tarik Graba, and Jean-Luc Danger</i>	

MRES 1: Management and Reconfiguration of Embedded Systems

An Ambient Temperature Variation Tolerance Scheme for an Ultra Low Power Shared-L1 Processor Cluster	625
<i>Daniele Bortolotti, Andrea Bartolini, and Luca Benini</i>	
A Resource Manager for Dynamically Reconfigurable FPGA-Based Embedded Systems	633
<i>T. Cervero, J. Dondo, A. Gómez, X. Peña, S. Lopez, F. Rincon, R. Sarmiento, and J.C. Lopez</i>	

Poster Session 4

Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic	641
<i>Partha De, Kunal Banerjee, Chittaranjan Mandal, and Debdeep Mukhopadhyay</i>	

Differential Power Analysis under Constrained Budget: Low Cost Education of Hackers	645
<i>Filip Štěpánek, Jiří Buček, and Martin Novotný</i>	
Compact FPGA-Based Hardware Architectures for GF(2 ^m) Multipliers	649
<i>Miguel Morales-Sandoval and Arturo Díaz-Pérez</i>	
MISRs for Fast Authentication of Long Messages	653
<i>Rajendra S. Katti and Rucha Sule</i>	
A Novel Authenticated Encryption Algorithm for RFID Systems	658
<i>Zahra Jeddi, Esmail Amini, and Magdy Bayoumi</i>	
Hardware Trojan Protection for Third Party IPs	662
<i>Amr Al-Anwar, Yousra Alkabani, M. Watheq El-Kharashi, and Hassan Bedour</i>	
Development Flow for FPGA-Based Scalable Reconfigurable Systems	666
<i>Julian Caba, Julio D. Dondo, Fernando Rincon, Jesus Barba, and Juan C. Lopez</i>	
DSD-10: Applications	
Wireless Multi-channel Quasi-digital Tactile Sensing Glove-Based System	673
<i>Paolo Motto Ros, Marco Crepaldi, Alberto Bonanno, and Danilo Demarchi</i>	
Low Complexity Background Subtraction for Wireless Vision Sensor Node	681
<i>Muhammad Imran, Naeem Ahmad, Khursheed Khursheed, Mattias O’Nils, and Najeem Lawal</i>	
A Low Power 15-Bit Decimator in 0.18 μ m CMOS for Biomedical Applications	689
<i>Kristin Scholfield and Tom Chen</i>	
AHSA 3: Architectures and Hardware for Security Applications	
FPGA PUF Based on Programmable LUT Delays	697
<i>Bilal Habib, Kris Gaj, and Jens-Peter Kaps</i>	
A Security-Enhanced UHF RFID Tag Chip	705
<i>Johann Ertl, Thomas Plos, Martin Feldhofer, Norbert Felber, and Luca Henzen</i>	
A Faster Shift Register Alternative to Filter Generators	713
<i>Ming Liu, Shohreh Sharif Mansouri, and Elena Dubrova</i>	
MRES 2: Management and Reconfiguration of Embedded Systems	
A Scalable Hardware Implementation of a Best-Effort Scheduler for Multicore Processors	721
<i>Daniel Gregorek, Christof Osewold, and Alberto Garcia-Ortiz</i>	
A Low-Area Reference-Free Power Supply Sensor	728
<i>Carlos Benito, Pablo Ituero, and Marisa López-Vallejo</i>	

Scenario Patterns and Trace-Based Temporal Verification of Reactive Embedded Systems	734
<i>Alice M. Tokarnia and Emerson P. Cruz</i>	

DSD-11: Adaptive Communication Techniques

Adaptive Equalizer Training for High-Speed Low-Power Communication Systems	745
<i>Yuan Fang, Ling Chen, Ashok Jaiswal, Klaus Hofmann, and Peter Gregorius</i>	
Adaptive Low-Power Synchronization Technique for Multiple Source-Synchronous Clocks in High-Speed Communication Systems	752
<i>Ashok Jaiswal, Yuan Fang, Peter Gregorius, and Klaus Hofmann</i>	

DSD-12: SoC & NoC 3

AUTO-GS: Self-Optimization of NoC Traffic through Hardware Managed Virtual Connections	761
<i>Aurang Zaib, Jan Heißwolf, Andreas Weichslgartner, Thomas Wild, Jürgen Teich, Jürgen Becker, and Andreas Herkersdorf</i>	
Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip	769
<i>Ran Manevich, Leon Polishuk, Israel Cidon, and Avinoam Kolodny</i>	

DCPS 1: Design of Cyber-physical Systems

Morphone.OS: Context-Awareness in Everyday Life	779
<i>A.A. Nacci, M. Mazzucchelli, M. Maggio, A. Bonetto, D. Sciuto, and M.D. Santambrogio</i>	
UML-Based Modeling and Simulation of Environmental Effects in Networked Embedded Systems	787
<i>E. Ebeid, F. Fummi, and D. Quaglia</i>	

Poster Session 5

Memristor-Based (ReRAM) Data Memory Architecture in ASIP Design	795
<i>Matthias Hartmann, Praveen Raghavan, Liesbet Van Der Perre, Prashant Agrawal, and Wim Dehaene</i>	
Architecture and Implementation of a Data Compression System at Switch-Level in ATA-over-Ethernet Storage Networks	799
<i>Ángela Souto Vieites and Roberto R. Osorio</i>	
Capacitive Sensors Matrix for Interface Pressure Measurement in Clinical, Ergonomic and Automotive Environments	803
<i>Elisa Marenzi, Gian Mario Bertolotti, Francesco Loporati, and Giovanni Danese</i>	
Lab on Chip: Portable Optical Device for On-site Multi-parametric Analysis	807
<i>S. Rampazzi, G. Danese, L. Fornasari, F. Loporati, F. Marabelli, N. Nazzicari, and A. Valsesia</i>	

Dataflow-Based Multi-ASIP Platform Approach for Digital Control Applications	811
<i>R.M.W. Frijns, A.L.J. Kamp, S. Stuijk, J.P.M. Voeten, M. Bontekoe, K.J.A. Gemei, and H. Corporaal</i>	

pyHybrid Analysis: A Package for Semantics Analysis of Hybrid Systems	815
<i>Alberto Casagrande and Tommaso Dreossi</i>	

DSD-13: System Hardware and Embedded Software

Instruction Selection and Scheduling for DSP Kernels on Custom Architectures	821
<i>Mehmet Ali Arslan and Krzysztof Kuchcinski</i>	

Register Transfer Level Workflow for Application and Evaluation of Soft Error Mitigation Techniques	829
<i>Filipe Sousa, Francis Anghinolfi, and João Canas Ferreira</i>	

RAPIDITAS: RAPId Design-Space-Exploration Incorporating Trace-Based Analysis and Simulation	836
<i>Amit Kumar Singh, Anup Das, and Akash Kumar</i>	

Automatic Controller Detection for Large Scale RTL Designs	844
<i>Wei Song and Jim Garside</i>	

FTDSD 3: Fault Tolerance in Digital System Design

Error Correction of Transient Errors in a Sum-Bit Duplicated Adder by Error Detection	855
<i>Stefan Weidling, Egor S. Sogomonyan, and Michael Goessel</i>	

Self-Checking Carry Select Adder with Fault Localization	863
<i>Muhammad Ali Akbar and Jeong-A Lee</i>	

Area-Time Efficient Self-Checking ALU Based on Scalable Error Detection Coding	870
<i>Zahid Ali Siddiqui, Park Hui-Jong, and Jeong-A Lee</i>	

EEES: Energy-Efficient Embedded Systems

Effective Online Power Management with Adaptive Interplay of DVS and DPM for Embedded Real-Time System	881
<i>Gang Chen, Kai Huang, Jia Huang, Christian Buckl, and Alois Knoll</i>	

Energy Consumption Modeling of H.264/AVC Video Decoding for GPP and DSP	890
<i>Yahia Benmoussa, Jalil Boukhobza, Eric Senn, and Djamel Benazzouz</i>	

Power and Thermal Fault Effect Exploration Framework for Reader/Smart Card Designs	898
<i>Norbert Druml, Manuel Menghin, Tobias Rauter, Christian Steger, Reinhold Weiss, Christian Bachmann, Holger Bock, and Josef Haid</i>	

PtNBridge—A Power-Aware and Trustworthy Near Field Communication Bridge to Embedded Systems	907
<i>Manuel Menghin, Norbert Druml, Manuel Trebo Fioriello, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid</i>	

DSD-14: Digital System Design

Master-Slave Control Structure for Massively Parallel System on Chip	917
<i>Hana Krichene, Mouna Baklouti, Mohamed Abid, Philippe Marque, and Jean-Luc Dekeyser</i>	
Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias	925
<i>Mostafa Said, Farhad Mehdipour, and Mohamed El-Sayed</i>	
LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries	933
<i>Matheus Trevisan Moreira, Carlos Henrique Menezes Oliveira, Ney Laert Vilar Calazans, and Luciano Copello Ost</i>	
Runtime Online Links Voltage Scaling for Low Energy Networks on Chip	941
<i>Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, and Vincenzo Catania</i>	

AHSA 4: Architectures and Hardware for Security Applications

Glitch Detection in Hardware Implementations on FPGAs Using Delay Based Sampling Techniques	947
<i>Rajesh Veegalati, Kinjal Shah, and Jens-Peter Kaps</i>	
Evaluating the Hardware Performance of a Million-Bit Multiplier	955
<i>Yarkin Doröz, Erdiñç Öztürk, and Berk Sunar</i>	
PERMS: A Bit Permutation Instruction for Accelerating Software Cryptography	963
<i>Souvik Kolay, Sagar Khurana, Anupam Sadhukhan, Chester Rebeiro, and Debdeep Mukhopadhyay</i>	
A Scalable Multiplier for Arbitrary Large Numbers Supporting Homomorphic Encryption	969
<i>Ghada Abozaid, Ahmed El-Mahdy, and Yasutaka Wada</i>	

DCPS 2: Design of Cyber-physical Systems

Fast Multiprocessor Scheduling with Fixed Task Binding of Large Scale Industrial Cyber Physical Systems	979
<i>Shreya Adyanthaya, Marc Geilen, Twan Basten, Ramon Schiffelers, Bart Theelen, and Jeroen Voeten</i>	
Towards a Modelling and Design Framework for Mixed-Criticality SoCs and Systems-of-Systems	989
<i>Fernando Herrera, Seyed Hosein Attarzadeh Niaki, and Ingo Sander</i>	

Passivity-Based Control over Differentiated-Services Packet Networks	997
<i>Giovanni Lorenzi, Davide Quaglia, Riccardo Muradore, and Paolo Fiorini</i>	
A Physical-Aware Abstraction Flow for Efficient Design-Space Exploration of a Wireless Body Area Network Application	1005
<i>M. Crepaldi, P. Motto Ros, D. Demarchi, J. Buckley, B. O'Flynn, and D. Quaglia</i>	

Author Index