

# **2013 International Conference On Simulation Of Semiconductor Processes And Devices**

## **(SISPAD 2013)**

**Glasgow, United Kingdom  
3-5 September 2013**



**IEEE Catalog Number: CFP13SSD-POD  
ISBN: 978-1-4673-5735-7**

# Table of Contents and Programme

## Tuesday 3<sup>rd</sup> September

- 08:00      **Registration/Coffee**  
08:45      **Welcome - Asen Asenov (University of Glasgow/GSS)**  
08:50      **Keynote - Gary Patton (IBM)**

### Session 1 - Reliability 1

- 09:40      **(Extended) A Detailed Evaluation of Model Defects as Candidates for the Bias Temperature Instability**      1  
S1-1              *Franz Schanovsky, Oskar Baumgartner, Wolfgang Goes, and Tibor Grasser (TU Wien)*
- 10:10      **3D TCAD Statistical Analysis of Transient Charging in BTI Degradation of Nanoscale MOSFETs**      5  
S1-2              *Salvatore Maria Amoruso and Louis Gerrer (Device Modelling Group, University of Glasgow), and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)*

### Session 2 - Process Simulation 1

- 09:40      **(Extended) A new kinetic lattice Monte Carlo modeling framework for the source-drain selective epitaxial growth process**      9  
S2-1              *Renyu Chen and Woosung Choi (Device Laboratory, Samsung Semiconductor Inc.) and Alexander Schmidt, Keun-Ho Lee, and Youngkwan Park (Semiconductor R&D center, Samsung Electronics)*
- 10:10      **A Numerical Model using Phase Field Method for Stress Induced Voiding in a Metal Line during Thermal Bake**      13  
S2-2              *Yong-Seog Oh (Synopsys, Inc.), Sora Park, Jongsung Jeon, Dong-Cheon Baek, Jin-Seok Kim, and Windu Sari (Samsung Electronics Co.), and Hyerim Lee and Ibrahim Avci (Synopsys Inc.)*

- 10:30      **Coffee Break**

### Session 3 - Reliability 2

- 10:50      **Direct Tunneling and Gate Current Fluctuations**      17  
S3-1              *Oskar Baumgartner, Markus Bina, Wolfgang Goes, Franz Schanovsky, Hans Kosina, and Tibor Grasser (Institute for Microelectronics, TU Wien) and Maria Toledano-Luque and Ben Kaczer (imec)*

11:10 S3-2	<b>Assessment of the Statistical Impedance Field Method for the Analysis of the RTN Amplitude in Nanoscale MOS Devices</b>	21
	<i>Giulio Torrente and Niccolo' Castellani (Politecnico di Milano), Andrea Ghetti (Micron Technology), Christian Monzio Compagnoni, Andrea Leonardo Lacaita, and Alessandro Sottocornola Spinelli (Politecnico di Milano), and Augusto Benvenuti (Micron Technology)</i>	
11:30 S3-3	<b>Quantum Insights in Gate Oxide Charge-Trapping Dynamics in Nanoscale MOSFETs</b>	25
	<i>Salvatore Maria Amoroso (Device Modelling Group, University of Glasgow), Jean Michel Sellier (IICT, Bulgarian Academy of Sciences), Mihail Nedjalkov (Institute for Microelectronics, TU Wien), Louis Gerrer (Device Modelling Group, University of Glasgow), Ivan Dimov (IICT, Bulgarian Academy of Sciences), Siegfried Selberherr (Institute for Microelectronics, TU Wien), and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	
11:50 S3-4	<b>A Physics-Based Statistical Model for Reliability of STT-MRAM Considering Oxide Variability</b>	29
	<i>Chih-Hsiang Ho, Soo Youn Kim, Yusung Kim, Dongsoo Lee, Georgios D. Panagopoulos, and Kaushik Roy (Purdue University)</i>	

## Session 4 - Process Simulation 2

10:50 S4-1	<b>Dopant dynamics and defects evolution in implanted silicon under laser irradiations: a coupled continuum and Kinetic Monte Carlo approach</b>	33
	<i>G. Fisicaro (CNR IMM), L. Pelaz, M. Aboy, and P. Lopez (Department of Electronics, University of Valladolid), M. Italia (CNR IMM), K. Huet (Excico), F. Cristiano (LAAS CNRS), Z. Essa (LAAS CNRS/STMicroelectronics), Q. Yang and E. Bedel-Pereira (LAAS CNRS), M. Hackenberg (Fraunhofer Institute for Integrated Systems and Device Technology), P. Pichler (Fraunhofer Institute for Integrated Systems and Device Technology/ University of Erlangen-Nuremberg), M. Quillec and N. Taleb (Probion), and A. La Magna (CNR IMM)</i>	
11:10 S4-2	<b>Donor deactivation at high doping limit: donor pair and impurity band model</b>	37
	<i>Chihak Ahn and Woosung Choi (Samsung Semiconductor Inc.), Hiroyuki Kubotera and Yasuyuki Kayama (Samsung R&amp;D Institute of Japan), Alexander Schmidt, Keunho Lee, and Youngkwan Park (Samsung Semiconductor R&amp;D center), and Nick E. B. Cowern (Newcastle University)</i>	

<b>11:30</b>	<b>Atomistic Study of Sulfur Diffusion and S<sub>2</sub> Formation in Silicon during Low-temperature Rapid Thermal Annealing</b>	41
S4-3	Takahisa Kanemura ( <i>Center for Semiconductor Research and Development, Semiconductor &amp; Storage Products Company, Toshiba Corporation</i> ), Koichi Kato ( <i>Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation</i> ), and Hiroyoshi Tanimoto, Nobutoshi Aoki, and Yoshiaki Toyoshima ( <i>Center for Semiconductor Research and Development, Semiconductor &amp; Storage Products Company, Toshiba Corporation</i> )	
<b>11:50</b>	<b>Epitaxial Volmer-Weber Growth Modelling</b>	45
S4-4	Raffaele A. Coppeta ( <i>Institut für Mikroelektronik an der TU Wien</i> ), Hajdin Ceric ( <i>Christian Doppler Laboratory for Reliability Issues in Microelectronics at the Institute for Microelectronics</i> ), Tibor Grasser ( <i>Institut für Mikroelektronik an der TU Wien</i> ), and Bala Karunamurthy ( <i>KAI Kompetenzzentrum Automobil- und Industrieelektronik GmbH</i> )	
<b>12:10</b>	<b>Lunch</b>	
<b>13:30</b>	<b>Plenary - Chenming Hu (<i>University of California, Berkley</i>)</b>	
	<b>Compact Modeling for the Changing Transistor</b>	49
	Chenming Hu ( <i>University of California, Berkeley</i> )	
<b>Session 5 - Compact Models</b>		
<b>14:10</b>	<b>Recent Enhancements in BSIM6 Bulk MOSFET Model</b>	53
S5-1	H. Agarwal ( <i>IIT Kanpur</i> ), S. Venugopalany ( <i>University of California Berkeley</i> ), M.-A. Chalkiadakia ( <i>Ecole Polytechnique Federale de Lausanne</i> ), N. Pay davosi and J. P. Duarte ( <i>University of California Berkeley</i> ), S. Agnihotri, C. Yadav, P. Kushwaha and Y. S. Chauhan ( <i>IIT Kanpur</i> ), C. Enz ( <i>Ecole Polytechnique Federale de Lausanne</i> ), A. Niknejd, and C. Hu ( <i>University of California Berkeley</i> )	
<b>14:30</b>	<b>An Accurate Compact Modelling Approach for Statistical Ageing and Reliability</b>	57
S5-2	Jie Ding ( <i>Device Modelling Group, University of Glasgow</i> ), Dave Reid and Campbell Millar ( <i>GSS</i> ), and Asen Asenov ( <i>Device Modelling Group, University of Glasgow/GSS</i> )	
<b>14:50</b>	<b>Compact Modeling for Application-Specific High-Sigma Worst Case</b>	61
S5-3	Hsuan-Han Wang, Yi-Ling Chen, Chang-Chieh Yang, Chung-Kai Lin, and Min-Chie Jeng ( <i>Taiwan Semiconductor Manufacturing Company</i> )	

## Session 6 - Interconnects & Contacts

<b>14:10</b>	<b>Stress Estimation in Open Tungsten TSV</b>	65
S6-1	<i>Anderson Singulani, Hajdin Ceric, and Siegfried Selberherr (TU Wien)</i>	
<b>14:30</b>	<b>Limits of specific contact resistivity to Si, Ge, and III-V semiconductors using interfacial layers</b>	69
S6-2	<i>Gautam Shine and Krishna C. Saraswat (Stanford University)</i>	
<b>14:50</b>	<b>Impact of Intermetallic Compound on Solder Bump Electromigration Reliability</b>	73
S6-3	<i>Hajdin Ceric, Anderson Pires Singulani, Roberto Lacerda de Orio, and Siegfried Selberherr (Institute for Microelectronics, TU Wien)</i>	

## 15:10 Coffee Break

## Session 7 - Nanowires

<b>15:30</b>	<b>A Tight-binding Study of Channel Modulation in Atomic-scale Si:P Nanowires</b>	77
S7-1	<i>Hoon Ryu (Korea Institute of Science and Technology Information), Sunhee Lee (Samsung Advanced Institute of Technology), Bent Weber, Sudhasatta Mahapatra, and Michelle Y. Simmons (Centre for Quantum Computer Technology, University of New South Wales), Lloyd C. L. Hollenberg (Centre for Quantum Computer Technology, University of Melbourne), and Gerhard Klimeck (Network for Computational Nanotechnology, Purdue University)</i>	
<b>15:50</b>	<b>Full band calculations of low-field mobility in p-type Silicon nanowire MOSFETs</b>	81
S7-2	<i>Neophytos Neophytou, Zlatan Stanojevic, and Hans Kosina (Institute for Microelectronics, Technical University of Vienna)</i>	
<b>16:10</b>	<b>Electrostatics and Ballistic Transport Studies in Junctionless Nanowire Transistors</b>	85
S7-3	<i>Tsung-Hsing Yu, Ethan Hsu, C-W Liu, J.P. Colinge, Y-M Sheu, Jeff Wu, and C.H. Diaz (TSMC)</i>	
<b>16:30</b>	<b>Strain effects on transport properties of Si nanowire devices</b>	89
S7-4	<i>Viet-Hung Nguyen (L_Sim, SP2M, UMR-E CEA/UJF-Grenoble 1), François Triozon (CEA, LETI, MINATEC Campus), and Yann-Michel Niquet (L_Sim, SP2M, UMR-E CEA/UJF-Grenoble 1)</i>	
<b>16:50</b>	<b>Impact of Band Non-parabolicity on the Onset Voltage in a Cylindrical Tunnel Field-effect Transistor</b>	93
S7-5	<i>H. Carrillo-Nuñez (IM2NP), Wim Magnus (Departement Fysica, Universiteit Antwerpen/imec), William G. Vandenberghe (University of Texas at Dallas, Department of Materials Science and Engineering) Bart Sorée (Departement Fysica, Universiteit Antwerpen/imec) and François M. Peeters (Departement Fysica, Universiteit Antwerpen)</i>	

## **Session 8 - Technology**

<b>15:30</b>	<b>22nm Technology Yield Optimization Using Multivariate 3D Virtual Fabrication</b>	97
S8-1	<i>Benjamin R. Cipriany (IBM), David M. Fried (Coventor), Basanth Jagannathan and Gregory Costrini (IBM), Ken Greiner (Coventor), Ahmed Nayaz Noemaun, Katsunori Onishi, Shreesh Narasimha, Bidan Zhang, Christopher D. Sheraw, and Jason E. Meiring (IBM), Daniel Faken (Coventor), Mahender Kumar, Karen A. Nummy, and Ning Zhan (IBM), Stephen R. Breit (Coventor), and James P. Norum, Stephen S. Furkay, Rajeev Malik, Paul D. Agnello, and Haraprasad Nanjundappa (IBM)</i>	
<b>15:50</b>	<b>Mechanism of Super Steep Subthreshold Slope Characteristics with Body-Tied SOI MOSFET</b>	101
S8-2	<i>Takayuki Mori and Jiro Ida (Kanazawa Institute of Technology)</i>	
<b>16:10</b>	<b>Double Patterning: Simulating a Variability Challenge for Advanced Transistors</b>	105
S8-3	<i>Peter Evanschitzky, Alex Burenkov, and Jürgen Lorenz (Fraunhofer IISB)</i>	
<b>16:30</b>	<b>Fin Bending due to Stress and its Simulation</b>	109
S8-4	<i>Alp H. Gencer, Dimitrios Tsamados, and Victor Moroz (Synopsys)</i>	
<b>16:50</b>	<b>Understanding Workfunction Tuning in HKMG by Lanthanum Diffusion Combining Simulations and Measurements</b>	113
S8-5	<i>Alessio Spessot and Christian Caillat (Micron Technology), Romain Ritzenthaler and Tom Schram (imec), and Pierre Fazan (Micron Technology Belgium)</i>	
<b>17:10</b>	<b>Technical Programme Ends</b>	
<b>18:30</b>	<b>Whisky Tasting</b>	

## **Wednesday 4<sup>th</sup> September**

<b>09:00</b>	<b>Plenary - Cory Weber (Intel)</b>	
	<b>Technology CAD challenges of modeling multi-gate transistors</b>	117
	<i>Cory Weber, Dipanjan Basu, Roza Kotlyar, and Saurabh Morarka (Process Technology Modeling, Intel Corporation)</i>	

### **Session 9 - Variability**

<b>09:40</b>	<b>(Extended) Effects of Phonon Scattering on Discrete-Impurity-Induced Current Fluctuation in Silicon Nanowire Transistors</b>	119
S9-1	<i>Nobuya Mori (Osaka University), Masashi Uematsu (Keio University), Gennady Mil'nikov and Hideki Minari (Osaka University), and Kohei M. Itoh (Keio University)</i>	
<b>10:10</b>	<b>Simulation of Correlated Line-Edge Roughness in Multi-Gate Devices</b>	123
S9-2	<i>Xiaobo Jiang, Runsheng Wang, Jiang Chen, and Ru Huang (Peking University)</i>	

### **Session 10 - Novel Materials & Devices 1**

<b>09:40</b>	<b>(Extended) Fast Simulation of Spin Transfer Torque Devices in a General Purpose TCAD Device Simulator</b>	127
S10-1	<i>Frederik Ole Heinz (Synopsys Switzerland) and Lee Smith (Synopsys Inc.)</i>	
<b>10:10</b>	<b>Change of the Electronic Conductivity of Graphene Nanoribbons and Carbon Nanotubes Caused by a Local Deformation</b>	131
S10-2	<i>Masato Ohnishi, Ken Suzuki, and Hideo Miura (Tohoku University)</i>	

<b>10:30</b>	<b>Coffee Break</b>
--------------	---------------------

### **Session 11 - FinFETs**

<b>10:50</b>	<b>Unified FinFET Compact Model: Modelling Trapezoidal Triple-Gate FinFETs</b>	135
S11-1	<i>Juan Pablo Duarte, Navid Paydavosi, Sriramkumar Venugopalan, Angada Sachid, and Chenming Hu (University of California, Berkeley)</i>	
<b>11:10</b>	<b>Unified Compact Modelling Strategies for Process and Statistical Variability in 14-nm node DG FinFETs</b>	139
S11-2	<i>X. Wang and B. Cheng (Device Modelling Group, University of Glasgow), A. R. Brown, C. Millar, C. Alexander, and D. Reid (GSS), J. B. Kuang and S. Nassif (IBM Austin Research Lab) and A. Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	

11:30 S11-3	<b>Performance Advantage and Energy Saving of Triangular-Shaped FinFETs</b> <i>Kehuey Wu (National Nano Device Laboratories) and Wei-Wen Ding and Meng-Hsueh Chiang (Department of Electronic Engineering, National Ilan University)</i>	143
11:50 S11-4	<b>A Comparative Study of Fin-Last and Fin-First SOI FinFETs</b> <i>Darsen Lu, Josephine Chang, Michael A. Guillorn, Chung-Hsun Lin, Jeffrey Johnson, Phil Oldiges, Ken Rim, Mukesh Khare, and Wilfried Haensch (IBM Research)</i>	147
<b>Session 12 - Novel Materials &amp; Devices 2</b>		
10:50 S12-1	<b>Ab-initio and Continuum Simulation of High-Field Chemistry of Diphenylgermane and Diphenylsilane for Scanning Probe Direct Write</b> <i>Wenjun Jiang (Department of Physics, University of Washington), Marco Rolandi (Department of Materials Science &amp; Engineering, University of Washington), Haoyu Lai (Department of Electrical Engineering, University of Washington) and Scott T. Dunham (Department of Electrical Engineering, University of Washington)</i>	148
11:10 S12-2	<b>A Modified Top-of-the-Barrier Solver for Graphene and Its Application to Predict RF Linearity</b> <i>Ahsan U. Alam, Kyle D. Holland, and Sabbir Ahmed (Department of Electrical and Computer Engineering, University of Alberta), Diego Kienle (Theoretische Physik I, Universität Bayreuth), and Mani Vaidyanathan (Department of Electrical and Computer Engineering, University of Alberta)</i>	155
11:30 S12-3	<b>Impact of near-contact barriers on the subthreshold slope of short-channel CNTFETs</b> <i>Martin Claus (Technische Universität Dresden, Germany), Stefan Blawid (Universidade de Brasília, Brazil), and Michael Schröter (UC San Diego, USA)</i>	159
11:50 S12-4	<b>Performance Analysis and Comparison of Two 1T/1MTJ-based Logic Gates</b> <i>Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, and Siegfried Selberherr (Institute for Microelectronics, TU Wien)</i>	163
12:10	<b>Lunch</b>	
13:30	<b>Plenary - Jeff Wu (TSMC)</b> <b>Expanding Role of Predictive TCAD in Advanced Technology Development</b> <i>Jeff Wu and C. H. Diaz (TSMC)</i>	167

## **Session 13 - Monte Carlo Transport**

<b>14:10</b> S13-1	<b>Efficient 3D Monte Carlo Simulation of Orientation and Stress Effects in FinFETs</b>	172
	<i>Fabian Bufler and Frederik Ole Heinz (Synopsys Schweiz GmbH) and Lee Smith (Synopsys Inc.)</i>	
<b>14:30</b> S13-2	<b>Toward computationally efficient Multi-Subband Monte Carlo Simulations of Nanoscale MOSFETs</b>	176
	<i>Patrik Osgnach, Alberto Revelant, Daniel Lizzit, Pierpaolo Palestri, David Esseni, and Luca Selmi (DIEGM, University of Udine)</i>	
<b>14:50</b> S13-3	<b>Density Functional and Monte Carlo-based Electron Transport Simulation in 4H-SiC(0001)/SiO<sub>2</sub> DMOSFET Transition Region</b>	180
	<i>S. Salemi, D. P. Ettiserry, A. Akturk, and N. Goldsman (University of Maryland) and A. Lelis (US Army Research Lab)</i>	

## **Session 14 - TCAD**

<b>14:10</b> S14-1	<b>Density Gradient calibration for 2D quantum confinement : Tri-Gate SOI transistor application</b>	184
	<i>Nicolas Pons, François Triozon, and Marie-Anne Jaud (CEA-LETI), Remi Coquand (CEA-LETI/STMicroelectronics), Sébastien Martinie (CEA-LETI), Yann-Michel Niquet and V.-H Nguyen (CEA-INAC), and Anouar Idrissi-El Oudrhiri and Sylvain Barraud (CEA-LETI)</i>	
<b>14:30</b> S14-2	<b>Impact of Back-end-of-line on Thermal Impedance in SiGe HBTs</b>	188
	<i>Amit Kumar Sahoo, Sébastien Fregonese, Mario Weiß, C. Maneux, Nathalie Malbert, and Thomas Zimmer (Laboratoire IMS, CNRS - UMR 5218, Université de Bordeaux 1)</i>	
<b>14:50</b> S14-3	<b>Quantum Confinement Point of View for Mobility and Stress Responses on (100) and (110) Single-Gate and Double-Gate nMOSFETs</b>	192
	<i>Anson C-C Wang, Edward Chen, Tzer-Min Shen, Jeff Wu, and Carlos H. Diaz (TSMC)</i>	

## Poster Session

15:10

P1	<b>3-D Simulation of Silicon Oxidation: Challenges, Progress and Results</b>	196
	<i>Damrong Guoy, Alp H. Gencer, Zhiqiang Tan, Satish Chalasani, Mark Johnson, Luis Villablanca, and Simeon Simeonov (Synopsys)</i>	
P2	<b>TCAD Modeling and Simulation of Non-Resonant Plasmonic THz Detector Based on Asymmetric Silicon MOSFETs</b>	200
	<i>Min Woo Ryu, Jeong Seop Lee, and Kibog Park (Ulsan National Institute Science and Technology), Wook-Ki Park and Seong-Tae Han (Korea Electrotechnology Research Institute), and Kyung Rok Kim (Ulsan National Institute Science and Technology)</i>	
P3	<b>Circuit-level modeling of FinFet sub-threshold slope and DIBL mismatch beyond 22nm</b>	204
	<i>Pablo Royer (Universidad Politécnica de Madrid), Paul Zuber (IMEC), and Binjie Cheng and Asen Asenov (University of Glasgow) and Marisa López-Vallejo (Universidad Politécnica de Madrid)</i>	
P4	<b>Modeling the Growth of Thin SnO<sub>2</sub> Films using Spray Pyrolysis Deposition</b>	208
	<i>Lado Filipovic and Siegfried Selberherr (Institute for Microelectronics, TU Wien), Giorgio Cataldo Mutinati, Elise Brunet, Stephan Steinhauer, and Anton Koeck (Molecular Diagnostics, Health &amp; Environment, AIT GmbH), Jordi Teva, Jochen Kraft, Joerg Siegert, and Franz Schrank (ams AG), and Christian Gspan and Werner Grogger (Institute for Electron Microscopy and Fine Structure Research, Graz University of Technology and Centre for Electron Microscopy Graz)</i>	
P5	<b>Modeling Direct Band-to-Band Tunneling using QTBM</b>	212
	<i>Lidija Filipovic, Oskar Baumgartner, and Hans Kosina (TU Wien, Institute for Microelectronics)</i>	
P6	<b>Nonlinear PCA for Source Optimization in Optical Lithography</b>	POE
	<i>Pardeep Kumar (Research Scholar) and Babji Srivasan and Nihar R. Mohapatra (Assistant Professor)</i>	
P7	<b>PDK development of 10nm III-V/Ge IFQW CMOS technology including statistical variability</b>	220
	<i>Si-Yu Liao, Ewan A. Towie, Daniel Balaz, and Craig Riddet (Device Modelling Group, University of Glasgow) and Binjie Cheng and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	
P8	<b>Fast 3D Electro-Thermal Device/Circuit Simulation Based on Automated Interaction of SDevice and HSpice Simulators</b>	224
	<i>Aleš Chvála, Daniel Donoval, Juraj Marek, Patrik Príbytný, and Marián Molnár (Institute of Electronics and Photonics, Slovak University of Technology in Bratislava)</i>	

P9	<b>A new time-dependent analytic compact model for radiation-induced photocurrent in epitaxial structures</b>	228
	<i>Jason C. Verley, Eric R. Keiter, and Charles E. Hembree (Sandia National Laboratories), Carl L. Axness (Sandia National Laboratories (ret.)), and Bert Kerr (New Mexico Institute of Mining and Technology)</i>	
P10	<b>Influence of Temperature on the Standard Deviation of Electromigration Lifetimes</b>	232
	<i>Roberto Lacerda de Orio, Hajdin Ceric, and Siegfried Selberherr (Institute for Microelectronics, TU Wien)</i>	
P11	<b>Evaluation of Spin Lifetime in Strained UT2B Silicon-On-Insulator MOSFETs</b>	236
	<i>Dmitri Osintsev, Viktor Sverdlov, and Siegfried Selberherr (Institute for Microelectronics, TU Wien)</i>	
P12	<b>Impurity scattering in p-type silicon nanowire FET: k.p approach</b>	PDE
	<i>Nima Dehdashti Akhavan, Gregory Jolley, Gilberto Umana-Membreno, Jarek Antoszewski, and Lorenzo Faraone (University of Western Australia)</i>	
P13	<b>Electromigration Analyses of Open TSVs</b>	244
	<i>W. H. Zisser and H. Ceric (Christian Doppler Laboratory for Reliability Issues in Microelectronics at the Institute for Microelectronics) and R. L. de Orio and S. Selberherr (Institute for Microelectronics, TU Wien)</i>	
P14	<b>Modeling and Simulation of Dopant Segregation at NiSi/Si Interface Using Chemical Potential Approach</b>	PDE
	<i>Ashish Kumar and Mark E. Law (University of Florida)</i>	
P15	<b>TCAD study of Single Photon Avalanche Diode on 0.35μm High Voltage Technology</b>	252
	<i>Frederic Roger, Jordi Teva, Ewald Wachmann, Jong Mun Park, and Rainer Minixhofer (ams AG)</i>	
P16	<b>3-D Modeling of Fringing Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs</b>	256
	<i>Tae Yoon An and So Young Kim (College of Information and Communication Engineering, Sungkyunkwan University, Korea)</i>	
P17	<b>Simulation of Terahertz Plasmons in Graphene with Grating-Gate Structures</b>	260
	<i>A. Satou and V. Ryzhii (Tohoku University), F. T. Vasko and V. V. Mitin (University at Buffalo), and T. Otsuji (Tohoku University)</i>	
P18	<b>Microtexture Dependence of Stress-induced Migration of Electroplated Copper Thin Film Interconnections Used for 3D Integration</b>	264
	<i>Ken Suzuki, Osamu Asai, Ryosuke Furuya, Jaeuk Sung, Naokazu Murata, and Hideo Miura (Tohoku University)</i>	

P19	<b>Compact Physical Models for Gate Charge and Gate Capacitances of AlGaN/GaN HEMTs</b>	268
	<i>Fetene Mulugeta Yigletu and Benjamin Iñiguez (Dept. of Electrical Electronics and Automation Engineering, Universitat Rovira i Virgili) and Sourabh Khandelwal and Tor Fjeldly (Dept. of Electronics and Telecommunication, Norwegian University of Science and Technology)</i>	
P20	<b>Efficient Wigner Function Simulation for Nanowire MOSFETs and Comparison to Quantum Drift-Diffusion</b>	272
	<i>O. Badami, D. Saha, and S. Ganguly (Indian Institute of Technology, Bombay)</i>	
P21	<b>Improving subthreshold MSB-EMC simulations by dynamic particle weighting</b>	276
	<i>Carlos Sampedro, Francisco Gámiz, and Andrés Godoy (University of Granada), Raul Valin (University of Swansea), and Antonio Garcia-Loureiro (University of Santiago de Compostela)</i>	
P22	<b>Bridging Design to Manufacturability by Layout Enhanced Analyses Process Simulations</b>	PDE
	<i>Mark Lu, Cong-Shu Zhou, Yi Tian, Chang Liu, Yuan-Wei Zheng, Guo-Zhong You, Qing Yang, Shyue-Fong Quek, Soo-Muay Goh, Hein-Mun Lam, Jian Zhang, Peter Benyon, and Christine P. Tan (GLOBALFOUNDRIES Singapore)</i>	
P23	<b>Compact Modeling of SOI MOSFETs with Ultra Thin Silicon and BOX Layers for Ultra Low Power Applications</b>	284
	<i>Yukiya Fukunaga, Mitiko Miura-Mattausch, Uwe Feldmann, and Hideyuki Kikuchihara (Hiroshima University), Tadashi Nakagawa (AIST), and Masataka Miyake and Hans Juergen Mattausch (Hiroshima University)</i>	
P24	<b>Impact of Back biasing in Ultra Short Channel UTBB SOI nMOSFETs</b>	288
	<i>Kai Zhao (Institute of Microelectronics, Peking University), Tiao Lu (School of Mathematical Sciences, LMAM and CAPT, Peking University), and Gang Du, Xiao-yan Liu, and Xing Zhang (Institute of Microelectronics, Peking University)</i>	
P25	<b>Simulation on Endurance Characteristic of Charge Trapping Memory</b>	292
	<i>Zhiyuan Lun, Taihuan Wang, Lang Zeng, Kai Zhao, Xiaoyan Liu, Yi Wang, Jinfeng Kang and Gang Du (Peking University)</i>	
P26	<b>Analysis of the Latchup Process in High-Voltage Trench-IGBT Cell Arrays</b>	296
	<i>Christopher Toechterle (Munich University of Technology), Frank Pfirsch and C. Sandow (Infineon Technologies AG), and Gerhard Wachutka (Munich University of Technology)</i>	
P27	<b>Globally hyperbolic moment method for solving BTE including phonon scattering</b>	300
	<i>Wenqi Yao, Ruo Li, and Tiao Lu (School of Mathematical Science, Peking University) and Xiaoyan Liu, Gang Du, and Kai Zhao (Institute of Microelectronics, Peking University)</i>	

P28	<b>Influence of the back-gate bias on the electron mobility of trigate MOSFETs</b> <i>Francisco G. Ruiz, Enrique G. Marín, Isabel M. Tienda-Luna, Andrés Godoy, Celso Martínez Blanque, and Francisco Gámiz (University of Granada)</i>	304
P29	<b>Quasi Self-consistent Monte Carlo Particle Simulations of Local Heating Properties in Nano-scale Gallium Nitride FETs</b> <i>Taichi Misawa, Shusuke Oki, and Yuji Awano (Keio University)</i>	308
P30	<b>Performance Evaluation of p-channel FinFETs using 3D Ensemble Monte Carlo Simulation</b> <i>Craig Riddet and Ewan A. Towie (Device Modelling Group, University of Glasgow) and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	312
P31	<b>Novel Design of Multiple Negative-Differential Resistance (NDR) Device in a 32nm CMOS Technology using TCAD</b> <i>Sunhae Shin and Kyung Rok Kim (UNIST)</i>	316
P32	<b>Analytical Modelling of Current-Voltage Characteristics of Ballistic Graphene Nanoribbon Field-Effect Transistors</b> <i>George S. Kliros (Hellenic Air-Force Academy)</i>	PDE
P33	<b>Simulating Ion Transport and its Effects in Silicon Carbide Power MOSFET Gate Oxides</b> <i>Daniel B. Habersat and Aivars J. Lelis (U.S. Army Research Laboratory) and Neil Goldsman (Dept. of Electrical and Computer Engineering, University of Maryland)</i>	324
P34	<b>Simulated effect of epitaxial growth variations on THz emission of SiGe/Ge quantum cascade structures</b> <i>Pavlo Ivanov, Alexander Valavanis, Zoran Ikonik, and Robert Kelsall (School of Electronic and Electrical Engineering, University of Leeds)</i>	328

17:00      **Technical Programme Ends**

19:00      **Conference Dinner**

## **Thursday 5<sup>th</sup> September**

**09:00 Plenary – *Jo Finders (ASML)***

### **Session 15 - Circuits**

09:40 S15-1	<b>(Extended) Evaluating the Accuracy of SRAM Margin Simulation Through Large Scale Monte-Carlo Simulations with Accurate Compact Models</b> <i>Plamen Asenov and David New (ARM), Dave Reid and Campbell Millar (GSS), and Scott Roy (University of Glasgow) and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	332
10:10 S15-2	<b>Accelerated Variation Simulation through Parameter Reduction</b> <i>William "Paul" Griffin II and Kaushik Roy (Purdue University)</i>	336

### **Session 16 - Memories 1**

09:40 S16-1	<b>(Extended) Simulation of CBRAM devices with the level set method</b> <i>P.Dorion (CEA-LETI &amp; UPMC Univ J.-L Lions Laboratory), O.Cueto, M.Reyboz, E.Vianello, and J.C. Barbé (CEA-LETI), A.Grigoriu (Univ. Paris Diderot,), and Y.Maday (UPMC Univ J.-L Lions Laboratory)</i>	340
10:10 S16-2	<b>A Unified Model of Metallic Filament Growth Dynamics for Conductive-Bridge Random Access Memory</b> <i>Shengjun Qin, Jinyu Zhang, and Zhiping Yu (Institute of Microelectronics, Tsinghua University)</i>	344

**10:30 Coffee Break**

### **Session 17 - Transport**

10:50 S17-1	<b>Coupled Drift-Diffusion (DD) and Multi-Subband Boltzmann Transport Equation (MSBTE) Solver for 3D Multi-Gate Transistors</b> <i>Seonghoon Jin (Samsung Semiconductor), Sung-Min Hong (GIST), Woosung Choi (Samsung Semiconductor), and Keun-Ho Lee and Youngkwan Park (Samsung Electronics)</i>	348
11:10 S17-2	<b>Surface-Roughness-Scattering in Non-Planar Channels -- the Role of Band Anisotropy</b> <i>Zlatan Stanojevic and Hans Kosina (TU Wien, Institute for Microelectronics)</i>	352

<b>11:30</b>	<b>A self-consistent solution of the Poisson, Schrödinger and Boltzmann equations by a full Newton-Raphson approach for nanoscale semiconductor devices</b>	356
S17-3	<i>Dino Ruic and Christoph Jungemann (ITHE RWTH Aachen University)</i>	
<b>11:50</b>	<b>Spherical Harmonics Solver for a Coupled Hot-Electron-Hot-Phonon System</b>	360
S17-4	<i>Mindaugas Ramonas (RWTH Aachen University/Center for Physical Sciences and Technology, SPI) and Christoph Jungemann (RWTH Aachen University)</i>	

### Session 18 - Memories 2

<b>10:50</b>	<b>An Analytical Model for Predicting Forming/Switching Time in Conductive-Bridge Resistive Memory (CBRAM)</b>	364
S18-1	<i>Shaoli Lv (CAD Institute, Hangzhou Dianzi University), He Wang and Jinyu Zhang (Institute of Microelectronics, Tsinghua University), Jun Liu and Lingling Sun (CAD Institute, Hangzhou Dianzi University) and Zhiping Yu (Institute of Microelectronics, Tsinghua University)</i>	
<b>11:10</b>	<b>Rigorous Simulation Study of a Novel Non-Volatile Magnetic Flip Flop</b>	368
S18-2	<i>Thomas Windbacher, Hiwa Mahmoudi, Viktor Sverdlov, and Siegfried Selberherr (Institute for Microelectronics, TU Wien)</i>	
<b>11:30</b>	<b>A hybrid spin-charge mixed-mode simulation framework for evaluating spin-transfer torque MRAM bit-cells utilizing multiferroic tunneling junctions</b>	372
S18-3	<i>Xuanyao Fong and Kaushik Roy (Purdue University)</i>	
<b>11:50</b>	<b>Addressing Key Challenges in 1T-DRAM: Retention Time, Scaling and Variability - Using a Novel Design with GaP Source-Drain</b>	376
S18-4	<i>Ashish Pal, Aneesh Nainani and Krishna Saraswat (Stanford University)</i>	

<b>12:10</b>	<b>Lunch</b>
--------------	--------------

<b>13:30</b>	<b>Plenary – Gerhard Klimeck (Purdue University)</b>
--------------	--

### Session 19 - III-V Devices

<b>14:10</b>	<b>Atomistic simulation of a III-V p-i-n junction</b>	380
S19-1	<i>Kurt Stokbro, Anders Blom, and Søren Smidstrup (QuantumWise)</i>	
<b>14:30</b>	<b>Comparison of Raised Source/Drain Implant-Free Quantum-Well and Tri-Gate MOSFETs using 3D Monte Carlo Simulation</b>	384
S19-2	<i>Ewan Towie and Craig Riddet (Device Modelling Group, University of Glasgow) and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	

<b>14:50</b>	<b>Calculation of the valence band structures in strained In<sub>0.7</sub>Ga<sub>0.3</sub>As devices with different surface orientation</b>	388
S19-3	<i>Pengying Chang, Lang Zeng, Xiaoyan Liu, Wei Kangliang, Jieyu Qin, Kai Zhao, Gang Du, and Xing Zhang (Peking University)</i>	

## Session 20 - Models & Methodologies 1

<b>14:10</b>	<b>First-principle investigation of Ti wetting layer influence on metal-graphene contact</b>	392
S20-1	<i>Xiang Ji, Yan Wang, and Zhiping Yu (Tsinghua University)</i>	
<b>14:30</b>	<b>Identification and Quantification of 4H-SiC (0001)/SiO<sub>2</sub> Interface Defects by Combining Density Functional and Device Simulations</b>	396
S20-2	<i>D.P. Ettiserry, S. Salemi, N. Goldsman, S. Potbhare, and A. Akturk (Dept. of ECE, University of Maryland) and A. Lelis (U.S. Army Research Laboratory)</i>	
<b>14:50</b>	<b>Quantitative Full 3D Blooming Analysis on 1.4um BSI CMOS Image Sensor</b>	400
S20-3	<i>Mitsuhiro Sengoku (Technology CAD Group, Toshiba I.S. Corp.) and Hisao Yoshimura, Yuki Sugiura, Sakiko Shimizu, Ryoji Hasumi, and Makoto Monoi (Analog &amp; Imaging IC Div. Toshiba Corp. S&amp;S Products Company)</i>	

<b>15:10</b>	<b>Coffee Break</b>	
--------------	---------------------	--

## Session 21 - Quantum Transport

<b>15:30</b>	<b>Two-dimensional Transient Wigner Particle Model</b>	404
S21-1	<i>Jean Michel Sellier (IICT, Bulgarian Academy of Sciences), Mihail Nedjalkov (Institute for Microelectronics, TU Wien), Ivan Dimov (IICT, Bulgarian Academy of Sciences), and Siegfried Selberherr (Institute for Microelectronics, TU Wien)</i>	
<b>15:50</b>	<b>Comparison of Ballistic Transport Characteristics of Monolayer Transition Metal Dichalcogenides (TMDs) MX<sub>2</sub> (M = Mo, W; X = S, Se, Te) n-MOSFETs</b>	408
S21-2	<i>Jiwon Chang, Leonard F. Register, and Sanjay K. Banerjee (The University of Texas at Austin)</i>	
<b>16:10</b>	<b>One-shot current conserving approach of phonon scattering treatment in nano-transistors</b>	412
S21-3	<i>M. Bescond, E. Dib, C. Li, H. Mera, N. Cavassilas, F. Michelini, and M. Lannoo (IM2NP - CNRS)</i>	
<b>16:30</b>	<b>Interactions Between Precisely Placed Dopants and Interface Roughness in Silicon Nanowire Transistors: Full 3-D NEGF Simulation Study</b>	416
S21-4	<i>Vihar P. Georgiev and Ewan A. Towie (Device Modelling Group, University of Glasgow) and Asen Asenov (Device Modelling Group, University of Glasgow/GSS)</i>	

<b>16:50</b>	<b>Quantum Transport Simulation of Bilayer Pseudospin Field-Effect Transistor (BisFET) on Tight-binding Hartree-Fock Model</b>	420
S21-5	<i>Xuehao Mou, Leonard F. Register, and Sanjay K. Banerjee (The University of Texas at Austin, United States)</i>	
<b>Session 22 - Models &amp; Methodologies 2</b>		
<b>15:30</b>	<b>The Novel Stress Simulation Method for Contemporary DRAM Capacitor Arrays</b>	424
S22-1	<i>Kyu-Baik Chang, Yun Young Kim, Jiwoong Sue, Hojoon Lee, Won-Young Chung, Keun-Ho Lee, Young-Kwan Park and EunSeung Jung (Semiconductor R&amp;D Center, Samsung Electronics), and Ilsub Chung (Sungkyunkwan University)</i>	
<b>15:50</b>	<b>Microscopic Description of the Inter-Trap Transitions in a-Chalcogenides</b>	428
S22-2	<i>Massimo Rudan, Fabio Giovanardi, and Fabrizio Buscemi (ARCES and DEI - University of Bologna), Rossella Brunetti (FIM - University of Modena and Reggio Emilia), and Giuliano Marcolini (ARCES and DEI - University of Bologna)</i>	
<b>16:10</b>	<b>Modeling of Reliability Issues in RF MEMS Switches</b>	432
S22-3	<i>Gabriele Schrag, Thomas Kuenzig, and Gerhard Wachutka (Munich University of Technology)</i>	
<b>16:30</b>	<b>3D-nHD: A hydrodynamic model for trap-limited conduction in a 3D network</b>	436
S22-4	<i>Andrea Cappelli (FIM Department - University of Modena and Reggio Emilia), Enrico Piccinini (ARCES - University of Bologna), Feng Xiong and Ashkan Behnam (MNTL - University of Illinois at Urbana-Champaign), Rossella Brunetti (FIM Department - University of Modena and Reggio Emilia), Eric Pop (MNTL - University of Illinois at Urbana-Champaign), and Carlo Jacoboni (FIM Department - University of Modena and Reggio Emilia)</i>	
<b>16:50</b>	<b>A Process/Device/Circuit/System Compatible Simulation Framework for Poly-Si TFT Based SRAM Design</b>	440
S22-5	<i>Chen-Wei Lin (NCTU, Taiwan), Chih-Hsiang Ho and Chao Lu (Purdue University), Mango C.-T. Chao (NCTU, Taiwan), and Kaushik Roy (Purdue University)</i>	
<b>17:10</b>	<b>Technical Programme Ends</b>	

## Appendix – Workshop Papers

### MORDRED Workshop

- Experimental characterization of BTI defects** 444

*B. Kaczer (imec), V. V. Afanas'ev (KUL), K. Rott (Infineon), F. Cerbu (KUL), J. Franco (imec), W. Goes and T. Grasser (TUW), O. Madia, A.P.D. Nguyen, and A. Stesmans (KUL), H. Reisinger (Infineon), and M. Toledano-Luque and P. Weckx (imec)*

- Advanced Modeling of charge trapping in oxide defects** 451

*Franz Schanovsky, Wolfgang Gös, and Tibor Grasser (Institute for Microelectronics, TU Wien, Austria)*

- Author Index** 459