

# **2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems**

## **(DFTS 2013)**

**New York City, New York, USA  
2-4 October 2013**



**IEEE Catalog Number: CFP13078-POD  
ISBN: 978-1-4799-1584-2**

## Table of Contents

<b>Session 1</b>	<b>Test/Diagnosis Techniques and NoC Robustness</b>
<b>Date/Time</b>	Wednesday, October 2, 2013 / 10:30 – 12:00 hrs
<b>Chair</b>	<b>Sandip Kundu, University of Massachusetts Amherst</b>

- **Classes of Difficult-to-Diagnose Transition Fault Clusters** 1  
*Irith Pomeranz*
- **Mixed Structural-Functional Path Delay Test Generation and Compaction** 7  
*Kun Bian, D. M. H. Walker, Sunil P. Khatri and Shayak Lahiri*
- **A Data Mining Approach to Incremental Adaptive Functional Diagnosis** 13  
*Cristiana Bolchini, Elisa Quintarelli, Fabio Salice and Paolo Garza*
- **An Energy-Efficient and Robust Millimeter-Wave Wireless Network-on-Chip Architecture** 19  
*Naseef Mansoor, Amlan Ganguly and Manoj Prashanth Yuvaraj*

<b>Session 2</b>	<b>Error Detection, Correction, and Recovery</b>
<b>Date/Time</b>	Wednesday, October 2, 2013 / 13:30 – 15:00 hrs
<b>Chair</b>	<b>Glenn Chapman, Simon Fraser University, BC, Canada</b>

- **CFEDR: Control-Flow Error Detection and Recovery Using Encoded Signatures Monitoring** 25  
*Lanfang Tan, Ying Tan and Jianjun Xu*
- **A Low Power Architecture for Online Detection of Execution Errors in SMT Processors** 33  
*Rance Rodrigues and Sandip Kundu*
- **SAT-Based Code Synthesis for Fault-Secure Circuits** 39  
*Atefe Dalirsani, Michael A. Kochte and Hans-Joachim Wunderlich*
- **DaemonGuard: O/S-Assisted Selective Software-Based Self-Testing for Multi-Core Systems** 45  
*Michael A. Skitsas, Chrysostomos A. Nicopoulos and Maria K. Michael*

<b>Session 3</b>	<b>Reliability and Fault Injection</b>
<b>Date/Time</b>	Wednesday, October 2, 2013 / 15:30 – 17:00 hrs
<b>Chair</b>	<b>Maria K Michael, University of Cyprus</b>

- ⌚ **A Novel Scheme for Concurrent Error Detection of OLS Parallel Decoders** 52  
*Kazuteru Namba and Fabrizio Lombardi*
- ⌚ **Run-Time Mapping for Reliable Many-Cores Based on Energy/Performance Trade-Offs** 58  
*C. Bolchini, M. Carminati, A. Miele, A. Das, A. Kumar and B. Veeravalli*
- ⌚ **Analysing Degradation Effects in Charge-Redistribution SAR ADCs** 65  
*Muhammad Aamir Khan and Hans G. Kerkhoff*
- ⌚ **A Cross-Layer Fault-Tolerant Design Method for High Manufacturing Yield and System Reliability** 71  
*Jianghao Guo, Qiang Han, Wen-Ben Jone and Yu-Liang Wu*
- ⌚ **Fault Injection Framework for Embedded Memories** 77  
*Patryk Skoncej*

<b>Session 4</b>	<b>Emerging Technologies and Security</b>
<b>Date/Time</b>	Thursday, October 3, 2013 / 10:30 – 12:00 hrs
<b>Chair</b>	<b>Neal Anderson, University of Massachusetts Amherst</b>

- ⌚ **A Fast TCAD-Based Methodology for Variation Analysis of Emerging Nano-Devices** 83  
*Hassan Ghasemzadeh Mohammadi, Pierre-Emmanuel Gaillardon, Majid Yazdani and Giovanni De Micheli*
- ⌚ **Low Power and High Speed Current-Mode Memristor-Based TLGs** 89  
*Chandra Babu Dara, Themistoklis Haniotakis and Spyros Tragoudas*
- ⌚ **Approximate Simulation of Circuits with Probabilistic Behavior** 95  
*Alexandru Paler, Josef Kinseher, Ilia Polian and John P. Hayes*
- ⌚ **Shielding Heterogeneous MPSoCs from Untrustworthy 3PIPs Through Security-Driven Task Scheduling** 101  
*Chen Liu, Jeyavijayan Rajendran, Chengmo Yang and Ramesh Karri*

<b>Session 5</b>	<b>Soft Errors, Compression and RF Test</b>
<b>Date/Time</b>	Thursday, October 3, 2013 / 13:30 – 15:00 hrs
<b>Chair</b>	<b>Prashant Joshi, Intel Corporation</b>

- **F-DICE: A Multiple Node Upset Tolerant Flip-Flop for Highly Radioactive Environments 107**  
*Stefano Campitelli, Marco Ottavi, Salvatore Pontarelli, Alessandro Marchioro, Daniele Felici and Fabrizio Lombardi*
- **Evaluating CLB Designs Under Multiple SETs in SRAM-Based FPGAs 112**  
*Arwa Ben Dhia, Lirida Naviner and Philippe Matherat*
- **Technology-Aware System Failure Analysis in the Presence of Soft Errors by Mixture Importance Sampling 118**  
*Veit B. Kleeberger, Daniel Mueller-Gritschneider and Ulf Schlichtmann*
- **Efficient Compression of X-Masking Control Data via Dynamic Channel Allocation 125**  
*Asad A. Bawa, M. Tauseef Rab and Nur A. Touba*
- **LMS-Based RF BIST Architecture for Multistandard Transmitters 131**  
*Emanuel Dogaru, Filipe Vinci dos Santos and William Rebernak*

<b>Session 6</b>	<b>Variability and Reliability and Robustness</b>
<b>Date/Time</b>	Friday, October 4, 2013 / 10:30 – 12:00 hrs
<b>Chair</b>	<b>John P. Hayes, University of Michigan</b>

- **Synthesis of Workload Monitors for On-Line Stress Prediction 137**  
*Rafal Baranowski, Alejandro Cook, Michael E. Imhof, Chang Liu and Hans-Joachim Wunderlich*
- **On the Correlation Between Static Noise Margin and Soft Error Rate evaluated for a 40nm SRAM Cell 145**  
*Elena I. Vătăjelu, G. Tsiligiannis, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Todri, A. Virazel, F. Wrobel and F. Saigné*
- **Robustness Improvement of an SRAM Cell Against Laser-Induced Fault Injection 149**  
*Alexandre Sarafianos, Mathieu Lisart, Olivier Gagliano, Valérie Serradeil, Cyril Roscian, Jean-Max Dutertre and Assia Tria*
- **A Low Cost Reliable Architecture for S-Boxes in AES Processors 155**  
*Ting An, Lirida Alves de Barros Naviner and Philippe Matherat*

<b>Session 7</b>	<b>Error Detection/Correction and 3D IC Test</b>
<b>Date/Time</b>	Friday, October 4, 2013 / 13:30 – 15:00 hrs
<b>Chair</b>	<b>Spyros Tragoudas, Southern Illinois University Carbondale</b>

- **Variation-Tolerant Cache by Two-Layer Error Control Codes 161**  
*Meilin Zhang and Paul Ampadu*
- **Implementing Triple Adjacent Error Correction in Double Error Correction Orthogonal Latin Squares Codes 167**  
*P. Reviriego, S. Liu, J. A. Maestro, S. Lee, N. A. Touba and R. Datta*
- **Improved Image Accuracy in Hot Pixel Degraded Digital Cameras 172**  
*Glenn H. Chapman, Rohit Thomas, Israel Koren and Zahava Koren*
- **Impact of Mid-Bond Testing in 3D Stacked ICs 178**  
*Mottaqiallah Taouil, Said Hamdioui, Erik Jan Marinissen and Sudipta Bhawmik*
- **Unified 3D Test Architecture for Variable Test Data Bandwidth Across Pre-Bond, Partial Stack, and Post-Bond Test 184**  
*Yu-Wei Lee and Nur A. Touba*

<b>Session 8</b>	<b>Hardware Security</b>
<b>Date/Time</b>	Friday, October 4, 2013 / 15:30 – 16:45 hrs
<b>Chair</b>	<b>Naghmeh Karimi, NYU-Poly</b>

- **Analyzing Circuit Vulnerability to Hardware Trojan Insertion at the Behavioral Level 190**  
*Hassan Salmani and Mohammad Tehranipoor*
- **Secure Split-Test for Preventing IC Piracy by Untrusted Foundry and Assembly 196**  
*Gustavo K. Contreras, Md. Tauhidur Rahman and Mohammad Tehranipoor*
- **Differential Analysis of Round-Reduced AES Faulty Ciphertexts 204**  
*Amir-Pasha Mirbaha, Jean-Max Dutertre and Assia Tria*

### Poster Session I

- **Charge Sharing Aware NCL Gates Design 212**  
*Matheus T. Moreira, Bruno S. Oliveira, Fernando G. Moraes and Ney L. V. Calazans*
- **Reliability Analysis of Combinational Circuits with the Influences of Noise and Single-Event Transients 218**  
*Kaikai Liu, Hao Cai, Ting An, Lirida Naviner, Jean-François Naviner and Hervé Petit*
- **Online TSV Health Monitoring and Built-in Self-Repair to Overcome Aging 224**  
*Caleb Serafy and Ankur Srivastava*
- **Impact of PVT Variation on Delay Test of Resistive Open and Resistive Bridge Defects 230**  
*Shida Zhong, Saqib Khursheed and Bashir M. Al-Hashimi*

- **SmartInjector: Exploiting Intelligent Fault Injection for SDC Rate Analysis** 236  
*Jianli Li and Qingping Tan*
- **Built-in Self-Repair in a 3D Die Stack Using Programmable Logic** 243  
*Kundan Nepal, Xi Shen, Jennifer Dworak, Theodore Manikas and R. Iris Bahar*
- **Spare Sharing Network Enhancement for Scalable Systems** 249  
*Soroush Khaleghi and Wenjing Rao*
- **Automated Integration of Fault Injection into the ASIC Design Flow** 255  
*Aleksandar Simevski, Rolf Kraemer and Milos Krstic*

## Poster Session II

- **Modeling and Analysis of Repair and Maintenance Processes in Fault Tolerant Systems** 261  
*J.-Y. Hung, N.-J. Park, K. M. George and N. Park*
- **Exploiting Error Control Approaches for Hardware Trojans on Network-on-Chip Links** 266  
*Qiaoyan Yu and Jonathan Frey*
- **Framework for Dynamic Estimation of Power-Supply Noise and Path Delay** 272  
*Sushmita Kadiyala Rao, Ryan Robucci and Chintan Patel*
- **A Smart Trojan Circuit and Smart Attack Method in AES Encryption Circuits** 278  
*Masayoshi Yoshimura, Amy Ogita and Toshinori Hosokawa*
- **On-Chip Error Correction with Unreliable Decoders: Fundamental Physical Limits** 284  
*Natesh Ganesh and Neal G. Anderson*
- **Reconfigurable Distributed Fault Tolerant Routing Algorithm for On-Chip Networks** 290  
*Manoj Kumar, Pankaj, Vijay Laxmi, Manoj Singh Gaur and Seok-Bum Ko*
- **BIST for Logic and Local Interconnect Resources in a Novel Mesh of Cluster FPGA** 296  
*Saif-Ur Rehman, Mounir Benabdenbi and Lorena Anghel*
- **Testing of Switch Blocks in TSV-Reduced Three-Dimensional FPGA** 502  
*Kouta Maebashi, Kazuteru Namba and Masato Kitakami*