

**2013 IEEE Computer Society
Annual Symposium on VLSI
(ISVLSI 2013)**

**Natal, Brazil
5 – 7 August 2013**



**IEEE Catalog Number: CFP13179-POD
ISBN: 978-1-4799-1329-9**

**2013 IEEE Computer Society
Annual Symposium on VLSI
ISVLSI 2013
Table of Contents**

Message from the General and Program Chairs

Organizing Committee

Additional Reviewers

Technical Program Committee

Keynote 1

Chair: Sandip Kundu

NAND Flash Memory: the Driving Technology in Digital Storage – Overview and Challenges 1
Manuel D’Abreu (Sandisk, USA)

Session 1: Network-on-Chip Design

Chair: Marcio Kreutz

Do We Need Wide Flits in Networks-on-Chip?..... 2
Junghee Lee, Chrysostomos Nicopoulos, Sung Joo Park, Madhavan Swaminathan and Jongman Kim

Determining the Test Sources/Sinks for NoC TAMs..... 8
Alexandre Amory, Edson Moreno, Marcelo Lubaszewski and Fernando Moraes

Real-Time Low-Power Task Mapping in Networks-on-Chip..... 14
M. Norazizi Sham Mohd Sayuti, Leandro Soares Indrusiak

Session 2: Verification & Debug

Chair: Erik Jan Marinissen

Using Guiding Heuristics to Improve the Dynamic Checking of Temporal Properties in Data Dominated High-Level Designs 20
Alair Dias Junior and Diogenes Silva Junior

Data Extraction from SystemC Designs using Debug Symbols and the SystemC API..... 26
Jannis Stoppe, Robert Wille and Rolf Drechsler

Invited Talk 1

Chair: Leandro Soares Indrusiak

Embedded Systems Design for Smart System Integration 32

Manfred Glesner and François Philipp (TU Darmstadt, Germany)

Session 3: Novel Processor Architectures

Chair: Airoidi Roberto

LImbiC: An Adaptable Architecture Description Language Model for Developing an Application -Specific Image Processor 34

Carsten Tradowsky, Tanja Harbaum, Shaver Deyerle and Juergen Becker

A Reconfigurable Multi-Standard ASIP-Based Turbo Decoder for an Efficient Dynamic Reconfiguration in a Multi-ASIP Context 40

Vianney Lapotre, Purushotham Murugappa, Guy Gogniat, Amer Baghdadi, Michael Huebner and Jean-Philippe Diguët

A Study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency 46

Sudarshan Srinivasan, Rance Rodrigues, Arunachalam Annamalai, Israel Koren and Sandip Kundu

Session 4: Memory Design

Chair: Manuel d'Abreu

Ground Gated 8T SRAM Cells with Enhanced Read and Hold Data Stability 52

Hailong Jiao and Volkan Kursun

A Discussion on SRAM Forward/Inverse Problem Analyses for RTN Long-Tail Distributions 58

Worawit Sohma, Hiroyuki Yamauchi and Ma Yuyu

Characterization of a Low Leakage Current and High-Speed 7T SRAM Circuit with Wide Voltage Margins 64

Khawar Sarfraz and Volkan Kursun

Session 5: Security

Chair: Gilles Sassatelli

Dynamic Encryption Key Design and Management for Memory Data Encryption in Embedded Systems 70

Mei Hong, Hui Guo and Sri Parameswaran

A Double-Width Algorithmic Balancing to Prevent Power Analysis Side Channel Attacks in AES	76
<i>Ankita Arora, Jude Angelo Ambrose and Sridevan Parameswaran</i>	

Session 6: CAD Tools and Methods

Chair: Lech Jozwiak

Simultaneous Gate Sizing and Vth Assignment using Lagrangian Relaxation and Delay Sensitivities	84
<i>Guilherme Flach, Tiago J. Reimann, Gracieli Posser, Marcelo Johann and Ricardo Reis</i>	
STAIRoute: Global Routing using Monotone Staircase Channels.....	90
<i>Bapi Kar, Susmita Sur-Kolay and Chittaranjan Mandal</i>	
A Novel Tool Flow for Increased Routing Configuration Similarity in Multi-Mode Circuits.....	96
<i>Brahim Al Farisi, Elias Vansteenkiste, Karel Bruneel and Dirk Stroobandt</i>	

Keynote 2

Chair: Fernanda Lima Kastensmidt

Murphy Goes 3D	102
<i>Erik Jan Marinissen (IMEC)</i>	

Session 7: Reliability and Variability Issues

Chair: Volkan Kursun

On-Chip Clock Error Characterization for Clock Distribution System.....	103
<i>Chuan Shan, Dimitri Galayko and François Ançeau</i>	
Using Electromagnetic Emanations for Variability Characterization in Flash-Based FPGAs.....	109
<i>Jimmy Fernando Tarrillo, Jorge Tonfat, Ricardo Reis, Fernanda Kastensmidt, Florent Bruguier, Morgan Bourrée, Pascal Benoit and Lionel Torres</i>	
Whitespace-Aware TSV Arrangement in 3D Clock Tree Synthesis	115
<i>Xin Li, Wulong Liu, Haixiao Du, Yu Wang, Yuchun Ma and Huazhong Yang</i>	
A Novel Method to Mitigate TSV Electromigration for 3D ICs	121
<i>Yuanqing Cheng, Aida Todri-Sanial, Alberto Bosio, Luigi Dilillo, Patrick Girard, Arnaud Virazel, Pascal Vivet and Marc Belleville</i>	

Session 8: Energy-Aware Design Techniques

Chair: Junghee Lee

Program Phase Duration Prediction and its Application to Fine-Grain Power

Management 127

Sudarshan Srinivasan, Raghavan Kumar and Sandip Kundu

Exploiting Body Biasing For Leakage Reduction: A Case Study 133

Andrea Manuzzato, Fabio Campi, Davide Rossi, Valentino Liberali and Davide Pandini

Saliency-Driven Dynamic Configuration of HMAX for Energy-Efficient Multi-Object
Recognition 139

Sungho Park, Ahmed Al Maashri, Yang Xiao, Kevin Irick and Vijaykrishnan Narayanan

Invited Talk 2

Chair: Monica Magalhães Pereira

HW/SW Architecture Co-synthesis of ASIP-based MPSoCs for Highly-Demanding
Applications 145

Lech Józwiak (Eindhoven University of Technology - Eindhoven, Netherlands)

Posters

Symbolic Verification of Timed Asynchronous Hardware Protocols 147

Krishnaji Desai, Kenneth Stevens and John O'Leary

Distributed Resource Management in NoC-Based MPSoCs with Dynamic Cluster
Sizes 153

*Guilherme Machado de Castilho, Marcelo Mandelli, Guilherme Madazzolo and Fernando
Moraes*

On Analyzing and Mitigating SRAM BER due to Random Thermal Noise 159

Vikram Suresh and Sandip Kundu

Routing-Aware Resource Allocation for Mixture Preparation in Digital Microfluidic
Biochips 165

*Sudip Roy, Partha P. Chakrabarti, Srijan Kumar, Bhargab B. Bhattacharya and Krishnendu
Chakrabarty*

On Run-Time Task Graph Extraction in MPSoC 171

Kunal Ganeshpure and Sandip Kundu

High and Low Side High Voltage Switch with Over Current and Over Voltage Protection ... 177

Walter Luis Tercariol, Richard Saez and Ivan Nascimento

A Novel Optimization Method for Reversible Logic Circuit Minimization 182

Matthew Morrison and Nagarajan Ranganathan

Neutron-Induced Single Event Effects Analysis in a SAR-ADC Architecture Embedded in a Mixed-Signal SoC.....	188
<i>Lucas Tambara, Fernanda Kastensmidt, Marcelo Lubaszewski, Tiago Balen and Paolo Rech</i>	
Behavioral Model of Integrated Qubit Gates for Quantum Reversible Logic Design	194
<i>Matthew Lewandowski, Nagarajan Ranganathan and Matthew Morrison</i>	
Performance and Energy Efficient Cache System Design: Simultaneous Execution of Multiple Applications on Heterogeneous Cores	200
<i>Venkateswaran Nagarajan, Akash Sridhar, Kartik Lakshminarasimhan, Prashanth Thinakaran, Rajagopal Hariharan, Vinesh Srinivasan, Ram Srivatsa Kannan and Aswin Kumar Sridharan</i>	
Comparison between Three RTL and Standard Cells Models of the Multiplicative Inverse Calculation of Galois Field Elements for VLSI	206
<i>Otaclilio de Araújo Ramos Neto, Antonio Carlos Cavalcanti and Ruy Alberto Pisani Altafim</i>	

Keynote3

Chair: Manfred Glesner

Breaking Power Delivery Walls Using Voltage Stacking	212
<i>Mircea Stan (University of Virginia - Charlottesville, US)</i>	

Ph.D. Forum

Memory Subsystem Architecture Design for Multimedia Applications.....	213
<i>Alexsandro Cristovao Bonatto and Altamiro Susin</i>	
Design & Implementation of Software Defined Radios on a Homogeneous Multi-Processor Architecture	215
<i>Roberto Aioldi and Jari Nurmi</i>	
Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD Flow	217
<i>Matheus Moreira and Ney L. V. Calazans</i>	
Fault Recovery Communication Protocol for NoC-Based MPSoCs	219
<i>Eduardo Wächter, Alexandre Amory and Fernando Moraes</i>	
A Yield-Driven Regular Layout Synthesis	221
<i>Cristina Meinhardt and Ricardo Reis</i>	

Invited Talk 3

Chair: Ricardo Reis

Recent Advances and Challenges in Physical Design Automation 223

Marcelo Johann (Universidade Federal do Rio Grande do Sul, Brazil)

Session 9: Logic and High Level Synthesis

Chair: Susmita Sur-Kolay

Branch-and-Bound Style Resource Constrained Scheduling using Efficient Structure-Aware Pruning 224

Mingsong Chen, Saijie Huang, Geguang Pu and Prabhat Mishra

Logic Synthesis for Manufacturability Considering Regularity and Lithography Printability 230

Lucas Machado, Vinícius Dal Bem, Francesc Moll, Sergio Gómez, Renato Ribas and André Reis

Iterative Remapping Respecting Timing Constraints 236

Lucas Machado, Vinicius Callegaro, Mayler Martins, Renato Ribas and André Reis