

# **2013 International Conference on Hardware/Software Codesign and System Synthesis**

## **(CODES+ISSS 2013)**

**Montreal, Quebec, Canada  
29 September – 4 October 2013**



IEEE Catalog Number: CFP13COD-POD  
ISBN: 978-1-4799-1416-6

## TABLE OF CONTENTS

<b>AADLv2, An Architecture Description Language For The Analysis And Generation Of Embedded Systems .....</b>	1
<i>J. Hugues, F. Singhoff</i>	
<b>Cross-Layer Reliability Modeling And Optimization For Embedded Systems Under Process Variations .....</b>	3
<i>S. Garg, P. Gupta, H. Patel, M. Shafique</i>	
<b>Mixed-Criticality Systems: Design And Certification Challenges .....</b>	5
<i>M. Faugere, N. Stoimenov, L. Thiele, M. Gatti, J. Anderson, C. Pagetti, P. Bieber, V. Wiels</i>	
<b>Reducing Inter-Core Cache Contention With An Adaptive Bank Mapping Policy In DRAM Cache .....</b>	7
<i>F. Hameed, L. Bauer, J. Henkel</i>	
<b>A Reconfigurable Real-Time SDRAM Controller For Mixed Time-Criticality Systems .....</b>	15
<i>S. Goossens, J. Kuijsten, B. Akesson, K. Goossens</i>	
<b>A DRAM-Flash Index For Native Flash File Systems .....</b>	25
<i>C. Ho, P. Huang, Y. Chang, T. Kuo</i>	
<b>WHISK: An Uncore Architecture For Dynamic Information Flow Tracking In Heterogeneous Embedded SoCs .....</b>	35
<i>J. Porquet, S. Sethumadhavan</i>	
<b>Synthesis-Friendly Techniques For Tightly-Coupled Integration Of Hardware Accelerators Into Shared-Memory Multi-Core Clusters .....</b>	44
<i>F. Conti, A. Marongiu, L. Benini</i>	
<b>Embedded Supercomputing In FPGAs With The VectorBlox MXP Matrix Processor .....</b>	54
<i>A. Severance, G. Lemieux</i>	
<b>DHeating: Dispersed Heating Repair For Self-Healing NAND Flash Memory .....</b>	64
<i>R. Chen, Y. Wang, Z. Shao</i>	
<b>Learning The Optimal Operating Point For Many-Core Systems With Extended Range Voltage/Frequency Scaling .....</b>	74
<i>D. Juan, S. Garg, J. Park, D. Marculescu</i>	
<b>Online OLED Dynamic Voltage Scaling For Video Streaming Applications On Mobile Devices .....</b>	84
<i>M. Zhao, H. Zhang, X. Chen, Y. Chen, C. Xue</i>	
<b>pvFPGA: Accessing An FPGA-Based Hardware Accelerator In A Paravirtualized Environment .....</b>	94
<i>W. Wang, M. Bolic, J. Parri</i>	
<b>CMSM: An Efficient and Effective Code Management For Software Managed Multicores .....</b>	103
<i>K. Bai, J. Lu, A. Shrivastava, B. Holton</i>	
<b>On The Automatic Generation Of GPU-Oriented Software Applications From RTL IPs .....</b>	112
<i>N. Bombieri, F. Fummi, S. Vinco</i>	
<b>Run-Time Adaption For Highly-Complex Multi-Core Systems .....</b>	122
<i>J. Henkel, V. Narayanan, S. Parameswaran, J. Teich</i>	
<b>Bound-Oriented Parallel Pruning Approaches For Efficient Resource Constrained Scheduling Of High-Level Synthesis .....</b>	130
<i>M. Chen, L. Zhou, G. Pu, J. He</i>	
<b>Improving Polyhedral Code Generation For High-Level Synthesis .....</b>	140
<i>W. Zuo, P. Li, D. Chen, L. Pouchet, S. Zhong, J. Cong</i>	
<b>System Level Synthesis Of Hardware For DSP Applications Using Pre-Characterized Function Implementations .....</b>	150
<i>S. Li, N. Farahini, A. Hemani, K. Rosvall, I. Sander</i>	
<b>A Cyber-Physical System Approach To Artificial Pancreas Design .....</b>	160
<i>M. Ghorbani, P. Bogdan</i>	
<b>Instruction Set Extensions For Dynamic Time Warping .....</b>	170
<i>J. Tarango, E. Keogh, P. Brisk</i>	
<b>Scalable NoC-Based Architecture Of Neural Coding For New Efficient Associative Memories .....</b>	180
<i>J. Diguet, M. Strum, N. Griguer, L. Caetano, M. Johanna</i>	
<b>Design Space Exploration And Parameter Tuning For Neuromorphic Applications .....</b>	189
<i>K. Carlson, J. Nageswaran, N. Dutt, J. Krichmar</i>	
<b>Hardware Neural Network Accelerators .....</b>	191
<i>O. Temam</i>	
<b>Embedded Neuromorphic Vision Systems .....</b>	192
<i>K. Irick</i>	

<b>Bio-Inspired Ultra Lower-Power Neuromorphic Computing Engine For Embedded Systems .....</b>	193
<i>B. Liu, M. Hu, H. Li, Y. Chen, C. Xue</i>	
<b>IVaM: Implicit Variant Modeling And Management For Automotive Embedded Systems.....</b>	194
<i>S. Graf, M. Glab, D. Wintermann, J. Teich, C. Lauer</i>	
<b>Improved Formal Worst-Case Timing Analysis Of Weighted Round Robin Scheduling For Ethernet .....</b>	204
<i>D. Thiele, J. Diemer, P. Axer, R. Ernst, J. Seyler</i>	
<b>Dimensioning And Configuration Of EES Systems For Electric Vehicles With Boundary-Conditioned Adaptive Scalarization .....</b>	214
<i>W. Chang, M. Lukasiewycz, S. Steinhorst, S. Chakraborty</i>	
<b>VarEMU: An Emulation Testbed For Variability-Aware Software .....</b>	224
<i>L. Wanner, S. Elmaliaki, L. Lai, P. Gupta, M. Srivastava</i>	
<b>Automatic Generation Of Compact Formal Properties For Effective Error Detection .....</b>	234
<i>M. Bertasi, G. Guglielmo, G. Pravadelli</i>	
<b>Automatic Refinement Of Requirements For Verification Throughout The SoC Design Flow.....</b>	244
<i>L. Pierre, Z. Amor</i>	
<b>ARGO: Aging-Aware GPGPU Register File Allocation.....</b>	254
<i>M. Namaki-Shoushtari, A. Rahimi, N. Dutt, P. Gupta, R. Gupta</i>	
<b>An Energy And Deadline Aware Resource Provisioning, Scheduling And Optimization Framework For Cloud Systems.....</b>	263
<i>Y. Gao, Y. Wang, S. Gupta, M. Pedram</i>	
<b>Designing A Residential Hybrid Electrical Energy Storage System Based On The Energy Buffering Strategy.....</b>	273
<i>D. Zhu, S. Yue, Y. Wang, Y. Kim, N. Chang, M. Pedram</i>	
<b>Panappticon: Event-Based Tracing To Measure Mobile Application And Platform Performance.....</b>	282
<i>L. Zhang, D. Bild, R. Dick, Z. Mao, P. Dinda</i>	
<b>Multi-Mode Monitoring For Mixed-Criticality Real-Time Systems .....</b>	292
<i>M. Neukirchner, S. Quinton, R. Ernst, K. Lampka</i>	
<b>A Variability-Aware OpenMP Environment For Efficient Execution Of Accuracy-Configurable Computation On Shared-FPU Processor Clusters.....</b>	302
<i>A. Rahimi, A. Marongiu, R. Gupta, L. Benini</i>	
<b>Automated, Retargetable Back-Annotation For Host Compiled Performance And Power Modeling .....</b>	312
<i>S. Chakravarty, Z. Zhao, A. Gerstlauer</i>	
<b>Author Index</b>	