

# **2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration**

**(VLSI-SoC 2013)**

**Istanbul, Turkey  
7 – 9 October 2013**



**IEEE Catalog Number: CFP13LSI-POD  
ISBN: 978-1-4799-0523-2**

# VLSI-SoC 2013

## Table of Contents

Welcome from the General Chairs.....	iv
Organizing Committee.....	v
Technical Program Committee.....	vi
List of Subreviewers.....	x
List of Volunteers.....	xii
Keynotes.....	xiii
Embedded Tutorials.....	xv
Panel.....	xvii
PhD Forum.....	xviii
Best Paper Award.....	xix
PhD Forum Best Presentation Award.....	xix

### Session: Analog and Mixed-Signal Design 1

**Chair:** Salvador Mir, TIMA Laboratory, France

#### Papers:

- **A 0.7-V 400-nW Fourth-Order Active-Passive  $\Delta\Sigma$  Modulator with One Active Stage.....1**  
*Ali Fazli Yeknami and Atila Alvandpour*
- **A New Compact Analog VLSI Model for Spike Timing Dependent Plasticity.....7**  
*Mostafa Rahimi Azghadi, Said Al-Sarawi, Nicolangelo Iannella, and Derek Abbott*
- **Fully Electronically Programmable Complex Filter for Multi-standard Applications.....13**  
*Hussain Alzaher and Noman Tasadduq*
- **Single-Stage Amplifiers with Gain Enhancement and Improved Energy-Efficiency Employing Voltage-Combiners (short) .....19**  
*Ricardo Póvoa, Nuno Lourenço, Nuno Horta, Rui Santos-Tavares and João Goes*
- **Design Considerations for Low Gain Amplifier in the MDAC of Digitally Calibrated Pipelined ADCs (short).....23**  
*Hussein Adel, Marie-Minerve Louerat, and Marc Sabut*

### Session: Circuits and Systems for Applications 1

**Chair:** Ilker Hamzaoglu, Sabancı University, Turkey

#### Papers:

- **A Real-Time 720p Feature Extraction Core Based on Semantic Kernels Binarized .....27**  
*Michael Schaffner, Pascal Hager, Lukas Cavigelli, Pierre Greisen, Frank K. Gürkaynak, and Hubert Kaeslin*
- **On the Design of Modulo  $2^{n\pm 1}$  Residue Generators .....33**  
*Kostas Tsoumanis, Constantinos Efstathiou, Nikos Moschopoulos, and Kiamal Pekmestzi*

- **An Area-Efficient Minimum-Time FFT Schedule using Single-Ported Memory** .....39  
*Stephen Richardson, Ofer Shacham, Dejan Markovic, and Mark Horowitz*
- **An Inverter-Based Neural Amplifier for Neural Spike Detection** .....45  
*Sungho Kim and Urs Frey*

**Session: Emerging Research in the Region**

**Chair:** Ozgur Sinanoglu, NYU Abu Dhabi, United Arab Emirates

**Papers:**

- **Effects of the Positive Feedback Loop in Self Biased Bandgap Reference Circuits (ext. abstract)** .....50  
*Kemal Ozanoglu and Selcuk Talay*
- **Automatic Netlist Scrambling Methodology in ASIC Design Flow to Hinder the Reverse Engineering (ext. abstract)**.....52  
*Sharareh Zamanzadeh and Ali Jahanian*
- **Graph Based Fault Model Definition for Bus Testing (ext. abstract)**.....54  
*Elmira Karimi, Mohammad Hashem Haghbayan, Adele Maleki, and Mahmoud Tabandeh*
- **On the Accuracy of Monte Carlo Yield Estimators (ext. abstract)**.....56  
*Alp Arslan Bayrakci*
- **High-Speed Binary Signed-Digit RNS Adder with Posibit and Negabit Encoding (ext. abstract)**.....58  
*Somayeh Timarchi, Maryam Saremi, Mahmood Fazlali, and Georgi Gaydadjiev*
- **Implementation of Neuro-Fuzzy System based image edge detection (ext. abstract)** .....60  
*Manel Elloumi, Mohamed Krid, and Dorra Sellami Masmoudi*
- **Step Response Analysis of Third Order Opamps With Slew-rate (ext. abstract)** .....62  
*Mohsen Hassanpourghadi and Mohammad Sharifkhani*
- **Multi-Band Tunable Low Noise Amplifiers Operating at 850MHz and 1900MHz Standards (ext. abstract)**.....64  
*Farshad Eshghabadi, Fatemeh Banitorfian, Norlaili Mohd Noh, Mohd Tafir Mustaffa, Asrulnizam Abd Manaf, and Othman Sidek*

**Session: Prototyping, Verification, and Validation**

**Chair:** Miguel Silveira, INESC ID / IST - TU Lisbon, Portugal

**Papers:**

- **Analog Layer Extensions for Analog/Mixed-Signal Assertion Languages** .....66  
*Dogan Ulus, Alper Sen, and Faik Baskaya*
- **SyntHorus-2: Automatic Prototyping from PSL**.....72  
*Katell Morin-Allory, Fatemeh Negin Javaheri, and Dominique Borrione*
- **A Debugging Method for Gate Level Circuit Designs by Introducing Programmability**.....78  
*Kosuke Oshima, Takeshi Matsumoto, and Masahiro Fujita*
- **On the Development of Diagnostic Test Programs for VLIW Processors** .....84  
*Davide Sabena, Matteo Sonza Reorda, and Luca Sterpone*

**Session: VLSI Test and Diagnosis**

**Chair:** Lorena Anghel, TIMA Laboratory, France

**Papers:**

- **New Techniques for Selecting Test Frequencies for Linear Analog Circuits**.....90  
*Mohand Bentobache, Ahcène Bounceur, Reinhardt Euler, Yann Kieffer, and Salvador Mir*
- **Thermal-Aware Test Scheduling for NOC-Based 3D Integrated Circuits**.....96  
*Dong Xiang, Gang Liu, Krishnendu Chakrabarty, and Hideo Fujiwara*
- **Power-Aware SoC Test Optimization through Dynamic Voltage and Frequency Scaling**.....102  
*Vijay Sheshadri, Vishwani D. Agrawal, and Prathima Agrawal*
- **FOF: Functional Observable Fault and its ATPG Techniques (short)**.....108  
*Masahiro Fujita, Takeshi Matsumoto, and Satoshi Jo*

**Session: Embedded Systems and Logic/High Level Synthesis**

**Chair:** Andreas Gerstlauer, UT Austin, USA

**Papers:**

- **Minimization of EP-SOPs via Boolean Relations**.....112  
*Anna Bernasconi, Valentina Ciriani, Gabriella Trucco, and Tiziano Villa*
- **A Basic-block Power Annotation Approach for Fast and Accurate Embedded Software Power Estimation**.....118  
*Chien-Min Lee, Chi-Kang Chen, and Ren-Song Tsay*
- **A Framework for Compiler Level Statistical Analysis over Customized VLIW Architecture**.....124  
*Amir Hossein Ashouri, Vittorio Zaccaria, Sotirios Xydīs, Gianluca Palermo, and Cristina Silvano*
- **Data Re-allocation Enabled Cache Locking for Embedded Systems (short)** .....130  
*Keni Qiu, Mengying Zhao, Chenchen Fu, and Chun Jason Xue*
- **GR-PA: A Cost Pre-Allocation Model For Global Routing (short)**.....134  
*Leandro Nunes, Tiago Reimann, and Ricardo Reis*

**Session: Transistor Level Digital VLSI Circuits and Memory**

**Chair:** Roberto Murphy, Director de Formación Académica, INAOE

**Papers:**

- **Gate Sizing in the Presence of Switching Activity and Input Vector Control**.....138  
*Nathaniel A. Conos, Saro Meguerdichian, and Miodrag Potkonjak*
- **An Accurate Power Estimation Model for Low-Power Hierarchical-Architecture SRAMs**.....144  
*Yuan Ren and Tobias G. Noll*
- **Characterization of Mode Transition Timing Overhead for Net Energy Savings in Low-Noise MTCMOS Circuits**.....150  
*Hailong Jiao and Volkan Kursun*
- **Performance-driven SRAM Macro Design with Parameterized Cell Considering Layout-dependent Effects**.....156  
*Yu Zhang, Gong Chen, Qing Dong, Mingyu Li, and Shigetoshi Nakatake*

**Session: Nanoscale Logic Fabrics – the Status of Switches**

**Chair:** Ian O'Connor, Ecole Centrale de Lyon, France

**Papers:**

- **Gate-controlled doping in carbon-based FETs** .....162  
*Joachim Knoch, Marcel Müller, and Thomas Grap*
- **Fine grain Multi-VT co-integration methodology in UTBB-FDSOI technology** .....168  
*Bertrand Pelloux-Prayer, Alexandre Valentian, Bastien Giraud, Yvain Thonnart, Jean-Philippe Noel, Philippe Flatresse, and Edith Beigné*
- **Spin-electronics Based Logic Fabrics**.....174  
*Weisheng Zhao, Jacques-Olivier Klein, Zhaohao Wang, Yue Zhang, Nesrine Ben Romhane, Damien Querlioz, Dafiné Ravelosona, and Claude Chappert*
- **Reconfigurable Photonic Switching: towards All-Optical FPGAs**.....180  
*Sébastien Le Beux, Zhen Li, Christelle Monat, Xavier Letartre, and Ian O'Connor*

**Session: Reconfigurable/Adaptive Systems and FPGA**

**Chair:** Smail Niar, LAMIH, Univ. of Valenciennes, France

**Papers:**

- **Architecture and Implementation of Real-Time 3D Stereo Vision on a Xilinx FPGA** .....186  
*Sotiris Thomas, Kyprianos Papadimitriou, and Apostolos Dollas*
- **Three-Dimensional Stacking FPGA Architecture Using Face-to-Face Integration** .....192  
*Tetsuro Hamada, Qian Zhao, Motoki Amagasaki, Masahiro Iida, Morihiko Kuga, and Toshinori Sueyoshi*
- **Implementation of Core Coalition on FPGAs**.....198  
*Kaushik Triyambaka Mysur, Mihai Pricopi, Thomas Marconi, and Tulika Mitra*
- **Low Cost FPGA Design and Implementation of a Stereo Matching System for 3D-TV Applications**.....204  
*Aydin Aysu, Murat Sayinta, and Cevahir Cigla*

**Session: Energy Minimization**

**Chair:** Chengmo Yang, University of Delaware, USA

**Papers:**

- **Dynamic Cache Pooling for Improving Energy Efficiency in 3D Stacked Multicore Processors**.....210  
*Jie Meng, Tiansheng Zhang, and Ayse K. Coskun*
- **Energy Impact in the Design Space Exploration of Loop Buffer Schemes in Embedded Systems** .....216  
*Antonio Artes, Robert Fasthuber, Jose L. Ayala, Praveen Raghavan, and Francky Catthoor*
- **Adapting the Columns of Storage Components for Lower Static Energy Dissipation** .....222  
*Mehmet Burak Aykenar, Muhammet Özgür, Osman Seçkin Şimşek, and Oğuz Ergin*
- **Static Energy Minimization of 3D Stacked L2 Cache with Selective Cache Compression** .....228  
*Jongbum Park, Jongpil Jung, Kang Yi, and Chong-Min Kyung*

**Session: Variability, Security, and Reliability**

**Chair:** Wenjing Rao, University of Illinois at Chicago, USA

**Papers:**

- **New Scan-Based Attack Using Only the Test Mode**.....234  
*Sk Subidh Ali, Samah Mohamed Saeed, Ozgur Sinanoglu, and Ramesh Karri*
- **Examining Thread Vulnerability Analysis Using Fault-Injection**.....240  
*Isil Oz, Haluk Rahmi Topcuoglu, Mahmut Kandemir, and Oguz Tosun*
- **A Direct Measurement Scheme of Amalgamated Aging Effects with Novel On-Chip Sensor**.....246  
*Nicoleta Cucu Laurenciu, Yao Wang, and Sorin D. Cotofana*
- **IP-Core Protection for a non-volatile Self-Reconfiguring SoC Environment (short)**.....252  
*Wael Adi, Shaza Zeitouni, Xinchao Huang, Marc Fyrbiak, Christian Kison, Marc Jeske, and Zakaria Alnahhas*
- **Online Periodic Test Mechanism for Homogeneous Many-core Processors (short)**.....256  
*Arezoo Kamran and Zainalabedin Navabi*

**Session: Circuits and Systems for Applications 2**

**Chair:** Luc Claesen, University Hasselt, Belgium

**Papers:**

- **Generating Fast Logic Circuits for m-select n-port Round Robin Arbitration** .....260  
*H. Fatih Ugurdag, Fatih Temizkan, and Sezer Gören*
- **Fine Grain Word Length Optimization for Dynamic Precision Scaling in DSP Systems**.....266  
*Seogoo Lee and Andreas Gerstlauer*
- **Compressed Look-Up Table based Real-Time Rectification Hardware**.....272  
*Abdulkadir Akin, Ipek Baz, Luis Manuel Gaemperle, Alexandre Schmid, and Yusuf Leblebici*
- **An Energy Efficient Time-sharing Pyramid Pipeline for Multi-resolution Computer Vision (short)**.....278  
*Qiuling Zhu, Navjot Garg, Yun-Ta Tsai, and Kari Pulli*
- **A High Performance and Low Energy Hardware for Intra Prediction with Template Matching (short)**.....282  
*Yusuf Adibelli and Ilker Hamzaoglu*

**Session: Are processors the NAND gates of the future?**

**Chair:** Barış Özgül, Xilinx, Ireland

**Papers:**

- **Processors as SoC Building Blocks (ext. abstract)**.....286  
*Yankin Tanurhan and Pieter van der Wolf*
- **Software-Programmable Digital Pre-Distortion on the Zynq SoC (ext. abstract)**.....288  
*Barış Özgül, Jan Langer, Juanjo Noguera, and Kees Visses*
- **Heterogeneous Tasking on SMP/FPGA SoCs: the Case of OmpSs and the Zynq (ext. abstract)**.....290  
*Antonio Filgueras, Eduard Gil, Carlos Alvarez, Daniel Jimenez, Xavier Martorell, Jan Langer, and Juanjo Noguera*
- **Automatic Mapping of OpenCV Based Systems on New Heterogeneous SoCs (ext. abstract)** .....292  
*Francisco-Jose Sanchis-Cases, Antonio Martinez-Alvarez, and Sergio Cuenca-Asensi*

- **Accelerating Software Radio: Iris on the Zynq SoC (ext. abstract).....294**  
*Jonathan van de Belt, Paul D. Sutton, and Linda E. Doyle*

**Session: SOC Design and Interconnect**

**Chair:** Manfred Glesner, Technical University Darmstadt, Germany

**Papers:**

- **Staggered Latch Bus: A Reliable Offset Switched Architecture for Long On-Chip Interconnect.....296**  
*Melvin Eze, Ozcan Ozturk, and Vijaykrishnan Narayanan*
- **Architectural exploration of a fine-grained 3D cache for high performance in a manycore context.....302**  
*Eric Guthmuller, Ivan Miro-Panades, and Alain Greiner*
- **A Power-Efficient Hierarchical Network-on-Chip Topology for Stacked 3D ICs .....308**  
*Debora Matos, Cezar Reinbrecht, Tiago Motta and Altamiro Susin*
- **PFT- A Low Overhead Predictability Enhancement Technique for Non-Preemptive NoCs (short).....314**  
*Bharath Sudev and Leandro Soares Indrusiak*
- **FPGA vs DSP: A Throughput and Power Efficiency Comparison for Hierarchical Enumerative Coding (short).....318**  
*Yuhui Bai, Syed Zahid Ahmed, Imen Mhedhbi, Khalil Hachicha, Cédric Champion, Patrick Garda and Bertrand Granado*

**Session: Emerging Devices, Circuits and Systems**

**Chair:** Volkan Kursun, The Hong Kong University of Science and Technology, China

**Papers:**

- **PVT Variation Detection and Compensation Methods for High-Speed Systems. ....322**  
*Vazgen Melikyan, Abraham Balabanyan, Armen Durgaryan, Harutyun Stepanyan, Karen Sloyan, Hovik Musayelyan, and Gayane Markosyan*
- **Towards the Least Complex Time-Multiplexed Constant Multiplication (short).....328**  
*Levent Aksoy, Paulo Flores, and Jose Monteiro*
- **Analysis of Ring Oscillator Structures to Develop a Design Methodology for RO-PUF Circuits (short).....332**  
*Giray Kömürcü, Ali Emre Pusane, and Günhan Dündar*
- **Improved Read Voltage Margins with Alternative Topologies for Memristor-based Crossbar Memories (short).....336**  
*Ioannis Vourkas, Dimitrios Stathis, and Georgios Ch. Sirakoulis*
- **Decentralized Self-balancing Systems(short).....340**  
*Soumya Banerjee, Kai Da Zhao, Wenjing Rao, and Milos Zefran*
- **A Framework to Accelerate Sequential Programs on Homogeneous Multicores (short).....344**  
*Christopher W. Fletcher, Rachael Harding, Omer Khan, and Srinivas Devadas*
- **Blind-LMS Based Digital Background Calibration for a 14-Bit 200-MS/s Pipelined ADC (short).....348**  
*Yajuan He, Bo Chen, and Qiang Li*

**Session: Analog and Mixed-Signal IC Design 2**

**Chair:** Günhan Dündar, Bogazici University, Turkey

**Papers:**

- **Power Dissipation Limits of CBSC-Based Pipelined Analog-to-Digital Converters.....352**  
*Majid Zamani, Clemens Eder, and Andreas Demosthenous*
- **Variation-Aware and Adaptive-Latency Accesses for Reliable Low Voltage Caches .....358**  
*Po-Hao Wang, Wei-Chung Cheng, Yung-Hui Yu, Tang-Chieh Kao, Chi-Lun Tsai, Pei-Yao Chang, Tay-Jyi Lin, Jinn-Shyan Wang, and Tien-Fu Chen*
- **7.72 ppm/°C, Ultralow Power, High PSRR CMOS Bandgap Reference Voltage (short) .....364**  
*Hamouda Assia, Arnold Ruediger, Otto Manck, and Nour-Eddin Bouguechal*

**Session: Transistor Level Digital VLSI Circuits and Silicon Debug**

**Chair:** Farshad Moradi, Aarhus University, Denmark

**Papers:**

- **Tagged Probabilistic Simulation Based Error Probability Estimation for Better-Than-Worst Case Circuit Design.....368**  
*Amr Tossou, Siddharth Garg, and Mohab Anis*
- **Automatic Addition of Reset in Asynchronous Sequential Control Circuits .....374**  
*Vikas S. Vij and Kenneth S. Stevens*
- **A 65-nm CMOS Area Optimized De-synchronization Flow for sub-V<sub>T</sub> Designs .....380**  
*Christoph Müller, Steffen Malkowsky, Oskar Andersson, Babak Mohammadi, Jens Sparsø, and Joachim Neves Rodrigues*
- **A Center-Aligned Digital Pulse-Width Modulator for Envelope Modulation of Polar Transmitters (short).....386**  
*Chien-Hung Kuo and Cin-De Jhang*

**Author Index .....390**