

# **2013 International Symposium on Rapid System Prototyping**

**(RSP 2013)**

**Montreal, Quebec, Canada  
3 – 4 October 2013**



**IEEE Catalog Number: CFP13047-POD**  
**ISBN: 978-1-4799-2411-0**

# Table of Contents

Conference Committees.....	iii
Keynote Speech.....	iv
<hr/> <b>Technical Session 1: FPGA Technologies</b> <hr/>	
Routing Algorithm for Multi-FPGA Based Systems Using Multi-Point Physical Tracks .....	2
<i>Qingshan Tang, Matthieu Tuna and Habib Mehrez</i>	
FPGA-Based HPC Application Design for Non-Experts .....	9
<i>David Uliana, Krzysztof Kepa and Peter Athanas</i>	
Visual Exploration of Changing FPGA Architectures in the VTR Project.....	16
<i>Konstantin Nasartschuk, Rainer Herpers and Kenneth B. Kent</i>	
<hr/> <b>Session 2: Network-on-Chip</b> <hr/>	
An Implementation of a Distributed Fault-Tolerant Mechanism for 2D Mesh NoCs.....	24
<i>César Marcon, Alexandre Amory, Felipe Bortolon, Thais Webber, Thomas Volpato and Jader Munareto</i>	
Performance Modeling for Designing NoC-based Multiprocessors .....	30
<i>Takashi Nakada, Shinobu Miwa, Keisuke Yano and Hiroshi Nakamura</i>	
BaBaNoC: An Asynchronous Network-on-Chip Described in Balsa .....	37
<i>Matheus Moreira, Felipe Magalhães, Fabiano Hessel and Ney L. V. Calazans</i>	
Quota Setting Router Architecture for Quality of Service in GALS NoC.....	44
<i>Kazem Cheshmi, Mohmmadreza Soltaniyeh, Siamak Mohammadi and Jelena Trajkovic</i>	
FlexOE: A Congestion-Aware Routing Algorithm for NoCs .....	51
<i>Otavio Alcantara de Lima Junior, Virginie Fresse and Frédéric Rousseau</i>	
<hr/> <b>Session 3: Model-Based, Verifications and Applications</b> <hr/>	
Enforcing Software Engineering Tools Interoperability: An Example with AADL Subsets.....	59
<i>Vincent Gaudel, Frank Singhoff, Alain Plantec, Jérôme Hugues, Pierre Dissaux and Jérôme Legrand</i>	
Rapid Evaluation of Hardware Architectural Designs Compliant to ISO 26262 .....	66
<i>Nico Adler, Stefan Otten, Philippe Cuenot and Klaus D. Müller-Glaser</i>	
Embedded System Verification Through Constraint-Based Scheduling Applications.....	73
<i>Olfat El-Mahi, Gilles Pesant, Gabriela Nicolescu and Giovanni Beltrame</i>	
Emulation-Based Design Evaluation of Reader / Smart Card Systems .....	80
<i>Norbert Druml, Manuel Menghin, Daniel Kroisleitner, Christian Steger, Reinhold Weiss, Holger Bock and Josef Haid</i>	
Rapid Design and Prototyping of a Reconfigurable Decoder Architecture for QC-LDPC Codes.....	87
<i>Purushotham Murugappa, Vianney Lapotre, Amer Baghdadi and Michel Jezequel</i>	
A Flexible Framework for Modeling and Simulation of Multipurpose Wireless Networks.....	94
<i>Vinicius Bohrer, Ramon Fernandes, César Marcon, Thais Webber, Letícia Poehls, Ricardo Czekster and Fabiano Hessel</i>	
<hr/> <b>Session 4: Multi-Processor Systems-on-Chip</b> <hr/>	
SMASH: A Heuristic Methodology for Designing Partially Reconfigurable MPSoCs .....	102
<i>Riccardo Cattaneo, Christian Pilato, Gianluca Durelli, Marco Domenico Santambrogio and Donatella Sciuto</i>	
Seamless integration of HW/SW components in a HLS-based SoC design environment.....	109
<i>Tiago Rogério Mück and Antônio Augusto Fröhlich</i>	

A Framework for Instruction Encoding Designs on Embedded Processors .....	116
<i>Ricardo Santos, Renan Marks and Renato Santos</i>	
YAPPA: a Compiler-Based Parallelization Framework for Irregular Applications on MPSoCs.....	123
<i>Silvia Lovergine, Antonino Tumeo, Oreste Villa and Fabrizio Ferrandi</i>	
Customizable RTOS to support communication infrastructures and to improve design space exploration in MPSoCs .....	130
<i>Alexandra Aguiar, Sergio Johann Filho, Felipe Gohring De Magalhaes and Fabiano Hessel</i>	
MAMPSx: A Design Framework for Rapid Synthesis of Predictable Heterogeneous MPSoCs .....	136
<i>Shaktih Fernando, Firew Siyoum, Yifan He, Akash Kumar and Henk Corporaal</i>	
Author Index .....	143